

Glossary

| | |
|-------|---|
| ABL | Auxiliary buffer order word register left |
| ABR | Auxiliary buffer order word register right |
| ACK | Acknowledge lamp |
| ADS | Auxiliary Data System |
| ALV | Adder and logic unit |
| ALW | Allow |
| AMA | Automatic message accounting |
| ASCII | American Standard Code for Information Interchange |
| ASW | All seems well |
| AU | Auxiliary unit |
| ATG | Automatic test generation |
| AUB | Auxiliary unit bus |
| BOL | Buffer order word register left |
| BOR | Buffer order word register right |
| BPI | Bits per inch |
| BRB | Buffer read bus |
| BWB | Buffer write bus |
| CC | Central control |
| CDI | Collector diffusion isolation structure |
| CF | Control flip-flops |
| CPD | Central pulse distributor |
| CS | Call store |
| CSB | Call store bus |
| DGN | Diagnose |
| DMA | Direct memory access |
| DR | Disk request |
| DTTL | Diode-modified transistor-transistor logic |
| DUB | Data unit bus |
| DUS | Data unit selector |
| EIA | Electronic Industries Association |
| EMI | Electromagnetic interference |
| EX | Exercise mode |
| FIT | One failure in 10^9 component operating hours |
| FS | File store |
| FTF | First test failure |

| | |
|-------|---|
| HIC | Hybrid integrated circuit |
| HWR | Halfword register |
| IO | Input/output unit |
| ITS | Installation test system |
| IOUC | Input/output unit controller |
| IOUS | Input/output unit selector |
| LAMP | Logic analyzer for maintenance planning |
| LSL | Logic simulation language |
| MADES | Machine-aided design system |
| MB | Masked bus |
| MCC | Master control console |
| MON | Monitor |
| MS | Monitor store |
| NVOP | Name match and valid operation |
| OS | Out of service |
| OW | Order word register |
| PA | Pattern analysis |
| PC | Processor configuration |
| PCDF | Power conversion and distribution frame |
| PMT | Permanent magnet twistor |
| PRR | Polling request register |
| PS | Program store |
| PPI | Processor-peripheral interface |
| PS | Program store |
| PSB | Program store bus |
| PSL | Program store left |
| PSR | Program store right |
| PU | Peripheral unit |
| RAM | Random access memory |
| REC | Recovery gate |
| RMV | Remove |
| RO | Read only |
| ROS | Requested out of service |
| RST | Restore |
| RTL | Resistor-transistor logic |
| SBC | Standard, junction-isolated, buried collector |
| SCR | Silicon-controlled rectifier |
| SD | Scan and signal distributor |
| SIC | Silicon integrated circuit |
| SR | System reinitialization |
| SWAP | Switching assembly program |
| TF | Tape frames |

| | |
|------|----------------------------|
| TLP | Trouble location procedure |
| TUC | Tape unit controller |
| UB | Unmasked bus |
| UC | Utility computer |
| UTC | Utility test console |
| VREF | Reference voltage |

