# Zilog Z80°Family



Zilog





# Zilog Z80°Family

# **Technical Overview**

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

The information contained herein is subject to change without notice.



## New Faster Z80B Peripheral Controllers

## August 1980

Zilog has become an industry leader, thanks to innovation in microcomputer concepts and integrated design exemplified in the Z-80 Family of microcomputer products.

At Zilog, innovation means using proven, sophisticated mainframe and minicomputer concepts and translating them into the latest LSI technologies. Integration means more than designing an evergreater number of functions onto a single chip. Zilog integrates technologies—LSI design enhanced by advances in computer-based system architecture and system design technologies.

## Zilog offers microprocessor solutions to computing problems: from components and development systems to OEM board-level products and general-purpose microcomputer systems.

This guide to the Z-80 Family of state-of-the-art microprocessors and intelligent peripheral controllers demonstrates Zilog's continued support for the Z-80 microprocessor and the other members of the Z-80 product family—a family first introduced in 1976 that continues to enjoy growing customer support while family chips are upgraded to newer and ever-higher standards. Three new peripheral controllers give fresh life to existing microprocessor applications while greatly broadening the application horizon of the Zilog Family of microprocessor components.

The design philosophy of all Z-80 Family members is to help engineers design microcomputer systems with fewer components that have more functions per chip. The Z-80 CPU offers many more features and functions than its main competitor, along with a large and flexible instruction set. All Zilog peripheral controllers are specialized processors dedicated to providing functions that previously required a much larger amount of





discrete circuitry or a great deal of software overhead.

Each programmable peripheral unburdens the CPU and increases system throughput. All Z-80 Family members and Universal Bus Peripherals can operate in interruptdriven or polled environments. A daisy-chained interrupt structure prioritizes peripheral interrupts to the CPU, saving an external interrupt controller.

Chip count is further reduced both by multiple channels and by extensively programmable capabilities. The CPU addresses peripherals using a common I/O command structure that tailors each peripheral to the precise configuration required by the application.

The Z-80 CPU Central Processing Unit has rapidly established itself as the most sophisticated, most powerful, and most versatile 8-bit microprocessor. Now Zilog offers the Z-80B microprocessor, whose 6 MHz performance supports an expanded range of throughput-critical applications formerly reserved for minicomputers. Although source-code compatible with the 8080A microprocessor, the Z-80 CPU offers many more instructions (158 vs 78) and numerous other features that simplify hardware requirements and reduce programming effort while increasing throughput.

The dual-register set of the Z-80 CPU allows high-speed context switching and more efficient interrupt processing. Two index registers give additional memory addressing flexibility and simplify the programming task. Interfacing to dynamic memory is simplified by on-chip programmable refresh logic. Block move plus string- and bit-manipulation instructions reduce programming effort, program size and execution time. **The Traditional System.** The four traditional microcomputersystem functions—parallel I/O, serial I/O, counting/timing, and direct memory access—are handled by the established Z-80 Family peripherals: Z-80 PIO, Z-80 SIO, Z-80 DART, Z-80 CTC, and Z-80 DMA.

Easily programmed, the dualchannel **Z-80 PIO Parallel Input/Output Controller** offers two 8-bit I/O ports with individual handshake and pattern-recognition logic. Both ports operate in either byte or bit modes. In addition, interrupts can be programmed for peripheral status conditions and eight outputs are capable of driving Darlington transistors.

All common data communications protocols, asynchronous as well as synchronous, are handled by the **Z-80 SIO Serial Input/Output Controller**. This dual-channel receiver/transmitter also offers onchip parity and CRC generation/ checking, FIFO buffering, as well as flag and frame detection/ generation logic.

Asynchronous-only applications are handled by the **Z-80 DART Dual Asynchronous Receiver/ Transmitter**. This cost-effective device offers all Z-80 SIO asynchronous-mode features in two channels.

Timing and event-counting functions are the forte of the **Z-80 CTC Counter/Timer Controller**. Its four counters all have individually programmable prescalers. Three counter outputs can drive Darlington transistors. The CTC is a convenient source of programmable clock rates for the SIO.

Data can be transferred directly between any two ports (I/O and memory, typically) with the **Z-80 DMA Direct Memory Access Controller**. The DMA transfers, searches, or search/transfers data in byte-at-a-time, burst, or continuous modes. This device can achieve an impressive 2M bytes per second data rate in the search mode.

## Three New Members. The

popular, well established Z-80 Family of peripherals is supported by three new controllers\*. The Z-CIO/U, Z-UPC/U, and Z-FIO/U feature sophisticated counting/ timing and parallel I/O on one chip, off-line CPU processing, and asynchronous I/O interfacing.

Although they function smoothly in most Z-80 systems, these controllers are not dedicated to the Z-80 bus. Instead, they fit a general-purpose bus that allows them to be incorporated into most 8-bit microprocessor systems.

In addition to its three independent 16-bit counters, the **Z-CIO/U Counter and Input/ Output Controller** offers two 8-bit bidirectional I/O ports plus a special-purpose 4-bit port. Its four handshake modes include 3 wire (like IEEE-488). Furthermore, the CIO pattern recognition logic allows it to double as a 16-input interrupt controller.

Z-UPC/U Universal Peripheral Controller solves general-purpose control and data-manipulation problems. This complete microcomputer-on-a-chip executes the same friendly, capable instruction set as the Z8 MCU Microcomputer. The UPC also offers 2K of on-chip ROM, three I/O ports and two programmable 8-bit counter/timers with 6-bit prescalers.

Bits and pieces of asynchronous parallel-processing systems are interconnected by the **Z-FIO FIFO Input/Output Interface Unit**. This surprisingly flexible device interfaces any major microprocessor and most peripherals to a system bus and can interface any Z-80 Family part to the powerful Z-Bus, used by the 16-bit Z8000.

The Zilog 8-bit Microprocessor Family is the most popular microcomputer-component family in the world. Now you know why.

# Z80°CPU Central Processing Unit



## Product Brief

|                        |  | August 1980   |
|------------------------|--|---|
| Features               | <ul> <li>158 instructions, software compatible with all 78 of the 8080A instructions.</li> <li>High speed—up to 4 MHz rate with a minimum 1.0 μs instruction execution time for the Z-80A and 2.5 MHz and 1.5 μs for the Z-80.</li> <li>Duplicate set of general-purpose and flag registers (16 total) eases design and operation of such system software programming, single context switching, backgroundforeground programming, single-level interrupt processing. Two 16-bit index registers allow efficient processing of tables and arrays.</li> </ul> | <ul> <li>Extensive instruction set includes string, bit, byte, word operations and block transfers along with efficient addressing modes such as indexed and relative.</li> <li>All Z-80 Family components offer busrequest and prioritized interrupt request daisy chains that can be implemented without external logic.</li> <li>Three modes of high-speed interrupt processing: 8080 compatible, non-Z-80 peripheral and Z-80 Family peripheral daisy chain.</li> </ul> |
| General<br>Description | The Zilog Z-80 microprocessor is the cen-<br>tral element of the Z-80 Microprocessor<br>Family, which includes a variety of compatible<br>peripheral circuits. The Z-80 Family handles<br>most microprocessor applications with little<br>additional logic. Z-80 designs are efficient and<br>cost effective microcomputer systems.<br>The Z-80 CPU is a third generation 8-bit<br>microprocessor with exceptional capabilities<br>and computational power. The powerful   | instruction set, dual register sets and other<br>features of the Z-80 CPU provide higher<br>throughput and greater efficiency in memory<br>utilization. In addition, the Z-80 CPU is easy to<br>use in a system because of its single +5 V<br>supply requirement and fully compatible<br>family of peripheral circuits. All Z-80 Family<br>members are fabricated with scaled n-channel<br>silicon-gate depletion-load technology.  |



Figure 1. Pin Functions



Figure 2. Pin Assignments

**General Description** (Continued) The internal register configuration contains 208 bits of Read/Write memory accessible to the programmer. The registers include two sets of six general-purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers.

The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/background mode of operation or may be reserved for very fast interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.

The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper eight bits of a pointer to an interrupt service address table, while the interrupting device supplies the lower eight bits of the pointer. An indirect call is then made to this service address.

Instruction Set The Z-80 CPU has one of the most powerful and rich instruction sets available in any 8-bit microprocessor. It includes such unique operations as block move for fast and efficient data

8-bit loads 16-bit loads Register exchanges Memory block moves Memory block searches bit arithmetic and logic operations 16-bit arithmetic operations Rotates and shifts



Figure 3. Typical Z-80 Family Environment

transfers between memory and I/O and bit operations on any location in memory. The Z-80 CPU offers instructions in the following catagories:

General-purpose Accumulator and Flag operations Bit set, reset and test operations Input and output operations Jumps Calls Restarts Returns

# **Z80° PIO Parallel Input/Output** Controller

# Zilog

## **Product Brief**

|                        |   | August 1980  |
|------------------------|---|--|
| Features               | <ul> <li>Provides a direct interface between Z-80 microcomputer systems and peripheral devices.</li> <li>Both ports have interrupt-driven handshake for fast response.</li> <li>Four programmable operating modes: byte input, byte output, byte input/output (Port A only), and bit input/output.</li> </ul>   | <ul> <li>Programmable interrupts on peripheral status conditions.</li> <li>Standard Z-80 Family bus-request and prioritized interrupt-request daisy chains implemented without external logic.</li> <li>The eight Port B outputs can drive Darlington transistors (1.5 mÅ at 1.5 V).</li> </ul>  |
| General<br>Description | The Z-80 PIO Parallel I/O Circuit is a pro-<br>grammable, dual-port device that provides a<br>TTL-compatible interface between peripheral<br>devices and the Z-80 CPU. The CPU con-<br>figures the Z-80 PIO to interface with a wide<br>range of peripheral devices with no other<br>external logic. Typical peripheral devices that<br>are compatible with the Z-80 PIO include most<br>keyboards, paper tape readers and punches, | interrupt control. The interrupt logic of the<br>PIO permits full use of the efficient interrupt<br>capabilities of the Z-80 CPU during I/O<br>transfers. All logic necessary to implement a<br>fully nested interrupt structure is included in<br>the PIO.<br>Another feature is that the PIO can be pro-<br>grammed to interrupt the CPU on the occur-<br>rence of specified status conditions in the per- |

printers, PROM programmers, etc. One characteristic of the Z-80 PIO that separates it from other interface controllers is that all data transfer between the peripheral device and the CPU is accomplished under

ipheral device. For example, the PIO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This

interrupt capability reduces the time the pro-

cessor must spend in polling peripheral status.



Figure 1. Pin Functions



Figure 2. Pin Assignments

**General Description** (Continued) The Z-80 PIO interfaces to peripherals via two independent general-purpose I/O ports, designated Port A and Port B. Each port has eight data bits and two handshake signals, Ready and Strobe, which control data transfer. The Ready output indicates to the peripheral that the port is ready for a data transfer. Strobe is an input from the peripheral that indicates a data transfer has occurred.

**Operating Modes.** The Z-80 ports can be programmed to operate in four modes: byte output (Mode 0), byte input (Mode 1), byte input/output (Mode 2) and bit input/output (Mode 3).

In Mode 0, either Port A or Port B can be programmed to output data. Both ports have output registers that are individually addressed by the CPU; data can be written to either port at any time. When data is written to a port, an active Ready output indicates to the external device that data is available at the associated port, and is ready for transfer to the external device. After the data transfer, the external device responds with an active Strobe input, which generates an interrupt, if enabled.

In Mode 1, either Port A or Port B can be configured in the input mode. Each port has an input register addressed by the CPU. When the CPU reads data from a port, the PIO sets the Ready signal, which is sensed by the external device. The external device then places data on the I/O lines and strobes the I/O port, which latches the data into the Port Input Register, resets Ready, and triggers the Interrupt Request, if enabled. The CPU can read the input data at any time, which again sets Ready.

Mode 2 is bidirectional and uses Port A, plus the interrupts and handshake signals from both ports. Port B must be set to Mode 3, and must be masked off. In operation, Port A is used for both data input and output. Output operation is similar to Mode 0 except data is allowed out onto the Port A bus only when  $\overline{ASTB}$  is Low. For input, operation is similar to Mode 1, except that the data input uses the Port B handshake signals and the Port B interrupt (if enabled).

Both ports can be used in Mode 3. In this mode, the individual bits are defined as either input or output bits. This provides up to eight separate, individually defined bits for each port. During operation, Ready and Strobe are not used. Instead, an interrupt is generated if the condition of one input changes, or if all inputs change. The requirements for generating an interrupt are defined during the programming operation; the active level is specified as either High or Low, and the logic condition is specified as either one input active (OR), or all inputs active (AND). For example, if the port is programmed for active Low inputs, and the logic function is AND, then all inputs at the specified port must go Low to generate an interrupt.



Figure 3. PIO in a Typical Z80 Family Environment

# **Z80° CTC Counter/Timer** Circuit

# **Product Brief**

|             |  | August 1980   |  |  |
|-------------|--|---|--|--|
| Features    | <ul> <li>Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero count.</li> <li>Three channels have Zero Count/Timeout outputs capable of driving Darlington transistors.</li> </ul>                 | <ul> <li>Selectable positive or negative trigger initiates timer operation.</li> <li>Standard Z-80 Family daisy-chain interrupt structure provides fully vectored, prioritized interrupts without external logic. The CTC may also be used as an interrupt controller.</li> <li>Interfaces directly to the Z-80 CPU or—for baud rate generation—to the Z-80 SIO.</li> <li>each channel is programmed with two bytes; a third is necessary when interrupts are enabled. Once started, the CTC counts down, reloads its time constant automatically, and resumes counting. Software timing loops are completely eliminated. Interrupt processing is simplified</li> </ul> |  |  |
| Description | The Z-80 CTC four-channel counter/timer<br>can be programmed by system software for a<br>broad range of counting and timing applica-<br>tions. The four independently programmable<br>channels of the Z-80 CTC satisfy common<br>microcomputer system requirements for event<br>counting, interrupt and interval timing, and |   |  |  |

general clock rate generation. System design is simplified because the CTC connects directly to both the Z-80 CPU and the Z-80 SIO with no additional logic. In larger systems, address decoders and buffers may be required.

Programming the CTC is straightforward:

CTC internally generates a unique vector for each channel.

The Z-80 CTC requires a single +5 V power supply and the standard Z-80 single-phase system clock. It is fabricated with n-channel silicon-gate depletion-load technology, and packaged in a 28-pin plastic or ceramic DIP.





**Figure 1.** Pin Functions

Zilog



Functional

The CTC has four major elements: CPU bus I/O, internal control logic, interrupt logic, and counter timer circuits (Figure 3).

The CPU bus I/O circuit decodes the address inputs. It also interfaces the CPU data and control signals to the CTC for distribution on the internal bus.

The internal control logic controls overall chip operating functions such as the chip

Each individual channel of the Z-80 CTC operates in two modes: counter or timer. The Description logic is shown in Figure 4. In the counter mode, the down-counter counts down from the pre-set time constant (1 to 256), decrementing on each of the CLK/TRG input pulses until zero is reached. At zero, the down-counter is automatically reset with the time constant. Each decrement is synchronized by the system clock. More than one counter can be cascaded for counts greater than 256. The CPU can read the count remaining at any time without disturbing the down-counter.

> In the timer mode, time intervals are generated by a prescaler which divides the system clock frequency by 16 or 256. The time interval is an integral multiple of the clock period, the prescaler value (16 to 256) and the time constant pre-set in the down-counter. Time intervals as small as 4 microseconds (Z-80A) or 6.4 microseconds (Z-80) can be determined without additional logic or software timing loops.

At zero, channels 0, 1, and 2 have two outputs available: zero-count/timeout pulse at the enable, reset, and read/write logic.

The interrupt control logic assures that the CTC interrupts interface properly with the Z-80 CPU interrupt system, and also controls the interrupt priority of the CTC.

The counter/timer circuits are functionally described below. There are four of them, each independent, and each containing the logic shown in Figure 4.

ZC/TO output, and an interrupt request which occurs if the channel has its interrupt enabled during programming. Channel 3 has only the interrupt request. When the CPU acknowledges an interrupt request, the CTC places an interrupt vector on the data bus.

Each channel is individually programmed with two words: a time-constant word and a control word. The time-constant word is a value from 1 to 256. The control word selects the operating mode (counter or timer), enables or disables the channel interrupt, and selects certain other operating parameters. If the timing mode is selected, the control word also sets the prescaler.

The channel control logic receives the channel control word when the counter/timer channel is programmed. The channel control logic decodes the control word and sets the following operating conditions: interrupt enable/ disable; operating mode; timer mode; prescaler factor; active slope for CLK/TRG input; timer mode trigger (automatic or CLK/TRG input; time constant data word to follow; and software set.

CHANNEL CONTROL LOGIC

TIM

CONSTANT

8-BI1 DOWN-COUNTER

ZC/TO



PRESCALER

INTERNAL BUS

CLK/TRG

CLOCK



Figure 3. Functional Block Diagram

# Z80°SIO Serial Input/Output Controller



# **Product Brief**

|                        |  | August 1980  |  |
|------------------------|--|--|--|
| Feαtures               | <ul> <li>Two independent full-duplex channels, with separate control and status lines for modems or other devices.</li> <li>Data rates of 0 to 500K bits/second in the xl clock mode with a 2.5 MHz clock (Z-80 SIO), or 0 to 800K bits/second with a 4.0 MHz clock (Z-80A SIO).</li> <li>Asynchronous protocols: everything necessary for complete messages in 5, 6, 7 or 8 bits/character. Includes variable stop bits and several clock-rate multipliers; break generation and detection; parity; overrun and framing error detection.</li> </ul>   | <ul> <li>Synchronous protocols: everything<br/>necessary for complete bit- or byte-oriented<br/>messages in 5, 6, 7 or 8 bits/character,<br/>including IBM Bisync, SDLC, HDLC,<br/>CCITT-X.25 and others. Automatic CRC<br/>generation/checking, sync character and<br/>zero insertion/deletion, abort genera-<br/>tion/detection and flag insertion.</li> <li>Receiver data registers quadruply buffered,<br/>transmitter registers doubly buffered.</li> <li>Highly sophisticated and flexible daisy-<br/>chain interrupt vectoring for interrupts<br/>without external logic.</li> </ul>  |  |
| General<br>Description | The Z-80 SIO Serial Input/Output Control-<br>ler is a dual-channel data communication<br>interface. Its basic functions as a serial-to-<br>parallel, parallel-to-serial converter/controller<br>can be programmed by a CPU for most serial<br>communication applications.<br>The device supports all common asyn-<br>chronous and synchronous protocols, byte- or<br>bit-oriented, and performs all of the functions<br>of a UART, USART and synchronous commun-   | ication controller combined, plus additional<br>functions traditionally performed by the CPU.<br>Moreover, it does this on two fully-independent<br>channels, with an interrupt structure that<br>allows very fast transfers. Full interfacing is<br>provided for CPU or DMA control.<br>As a peripheral to other microprocessors,<br>the SIO offers valuable features such as<br>vectored/non-vectored interrupts, polling, and<br>I/O handshake capability.  |  |
|                        | CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CONTROL<br>CON | D1       1       40       D0         D3       2       39       D2         D5       3       38       04         D7       4       37       D6         INT       5       36       IORO         IEO       7       4       37       D6         IEO       7       4       37       IORO         VIRDYA       10       2.80       SIO/2       II         SYNCA       11       2.80       SIO/2       II       GND         SYNCA       11       2.80       SIO/2       II       GND         RCA       11       2.80       SIO/2       II       GND         SYNCA       11       2.80       SIO/2       II       GND         TXCA       11       2.80       SIO/2       II       RXDB         RXCA       12       29       RXDB       RXDB       IXCB         TXDA       15       2.6       TXDB       TXCB       IXDB         DTRA       16       2.5       DTRB       TSB       CTSB         DCDA       19       2.2       DCDB       DCDB       DCDB |  |

Figure 1. Z-80 SIO Pin Functions

CLK

GND + 5 V

Figure 2. Z-80 SIO Pin Assignments

Data Communications, Synchronous Functional Data Communications, Asynchronous **Modes.** The SIO supports both byte-oriented Description Modes. Transmisssion and reception can be done independently on each channel with five and bit-oriented synchronous communication. Synchronous byte-oriented protocols can be to eight bits per character, plus optional even or odd parity. handled in several modes that allow character Framing errors and overrun errors are synchronization with an 8-bit sync character (monosync), any 16-bit sync pattern (bisync), detected and buffered together with the partial character on which they occured. Vectored or with an external sync signal. interrupts allow fast servicing of error condi-I/O Interface. The SIO offers the choice of tions using dedicated routines. polling, interrupt (vectored or non-vectored) The SIO does not require symmetric transmit and block-transfer modes to transfer data, and receive clock signals—a feature that status and control information to and from the allows it to be used with a Z-80 CTC or many CPU. The block-transfer mode can also be other clock sources. implemented under DMA control. Bonding Figures 1 and 2 illustrate one of the three are bonded together in the three bonding Options possible pin configurations (bonding options) options offered:

available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock ( $\overline{RxC}$ ), Transmit Clock ( $\overline{TxC}$ ), Data Terminal Ready ( $\overline{DTR}$ ) and Sync ( $\overline{SYNC}$ ) signals for both channels. Therefore, either Channel B lacks a signal or two signals

Z-80 SIO/2 lacks SYNCB

- Z-80 SIO/1 lacks DTRB
- Z-80 SIO/0 has all four signals, but TxCB and RxCB are bonded together.



Figure 3. Z-80 SIO Block Diagram

# Z80°SIO/9 Serial Input/Output Controller

# Zilog

# Product Brief

|                        |   |   |   |  | August 1980   |
|------------------------|---|---|---|--|---|
| Features               | <ul> <li>One full<br/>control o<br/>other de</li> <li>Data rat<br/>xl clock<br/>(Z-80 SI<br/>a 4.0 Mi</li> <li>Asynchr<br/>essary fo<br/>bits/cha<br/>and seve<br/>generati<br/>and fran</li> </ul> | l-duplex channel, w<br>and status lines for<br>evice.<br>(es of 0 to 500K bits<br>(c) mode with a 2.5 M<br>(C), or 0 to 800K bits<br>(C), or 0 to 800K bits | with sepa<br>a moder<br>s/second<br>MHz cloc<br>(0).<br>verything<br>ges in 5,<br>riable sta<br>tipliers; 1<br>parity, or<br>n. | in the<br>in the<br>k<br>d with<br>g nec-<br>6, 7 or<br>op bits<br>break<br>verrun | <ul> <li>Receiver data registers quadruply buffered, transmitter registers doubly buffered.</li> <li>Synchronous protocols: everything necessary for complete bit- or byte-oriented messages in 5, 6, 7 or 8 bits/character, including IBM Bisync, SDLC, HDLC, CCITT-X.25 and others. Automatic CRC generation/checking, sync character and zero insertion/deletion, abort generation/detection and flag insertion.</li> <li>Highly sophisticated and flexible daisychain interrupt vectoring for interrupts without external logic.</li> </ul> |
| General<br>Description | The Z-80<br>troller is a<br>interface w<br>capability.<br>to the Z-80<br>channel or   | D SIO/9 Serial Inpu<br>single-channel dat<br>with extraordinary w<br>Functionally this of<br>SIO, except that i<br>aly. Its basic function<br>D <sub>0</sub> R×DA<br>D <sub>1</sub> R×CA<br>D <sub>2</sub> T×DA<br>D <sub>3</sub> T×CA<br>D <sub>4</sub> SNYCA<br>D <sub>5</sub> W/RDYA<br>D <sub>5</sub> RTSA<br>CTSA  | t/Output<br>versatility<br>device is<br>t operate<br>ons as a   | Con-<br>unication<br>y and<br>identica<br>ss in one<br>serial-to                   | parallel, parallel-to-serial converter/controller<br>can be programmed by a CPU for a broad<br>range of serial communication applications.<br>The device supports all common asyn-<br>e chronous and synchronous protocols, byte- or<br>bit-oriented, and performs all of the functions<br>CHANNEL A Dr 4 37 D6<br>TNT 5 36 TORG<br>IEI 6 35 CE<br>IEO 7 34 BIA   |
|                        |   | CE         DCDA           RESET         2-80 SIO/9           IORQ         M1           RD         C/D           B/A         INT           IEI         IEO   |   | )<br>DO NOT<br>CONNECT   | )<br>+5V<br>9<br>32<br>RD<br>WRDVA<br>10<br><b>2.80 SIO/9</b><br>31<br>GND<br>30<br>WRDVA<br>11<br><b>2.80 SIO/9</b><br>31<br>GND<br>30<br>RXDA<br>12<br>29<br>RXCA<br>13<br>26<br>DO NOT<br>CONNECT<br>DTRA<br>16<br>25<br>RTSA<br>17<br>24<br>CTSA<br>18<br>22<br>DCDA<br>19<br>22<br>RESET   |

Figure 1. Z-80 SIO/9 Pin Functions

+5V GND CLK

Figure 2. Z-80 SIO/9 Pin Assignments

**General Description** (Continued) traditionally done by UARTs, USARTs and synchronous communication controllers combined, plus additional functions traditionally performed by the CPU. Moreover, it does this with an exceptionally sophisticated interrupt structure that allows very fast transfers.

Full interfacing is provided for CPU and DMA control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast (or slow) peripheral devices. While designed primarily as a member of the Z-80 family, its versatility makes it well-suited to many other CPUs.

The Z-80 SIO/9 is an n-channel silicon-gate depletion-load device packaged in a 40-pin plastic or ceramic DIP. It uses a single +5 V power supply and standard Z-80 family singlephase clock.

Refer to the Z-80 SIO Product Specification and the Z-80 SIO Technical Manual for detailed functional and electrical descriptions. All functional and electrical descriptions in these publications are applicable to the Z-80 SIO/9, except that Channel B cannot be used for data input or output and pins 22 through 30 must not be connected.

Write Register 2 (interrupt vector) and the Status Affects Vector bit in Write Register 1 are, however, still programmed by selecting Channel B with the B/Ā input. All other bits in Write Register 1 or Channel B must be programmed to 0.



Figure 3. Block Diagram

# Z80° DART Dual Asynchronous Receive/Transmitter



# Product Brief

|             |  | August 1980   |
|-------------|--|---|
| Feαtures    | <ul> <li>Two independent full-duplex channels with separate modem controls. Modem status can be monitored.</li> <li>Receiver data registers are quadruply buffered; the transmitter is doubly buffered.</li> <li>Interrupt features include a programmable interrupt vector, a "status affects vector" mode for fast interrupt processing, and the standard Z-80 peripheral daisy-chain interrupt structure that provides automatic interrupt vectoring with no external logic.</li> </ul> | <ul> <li>In xl clock mode, data rates are 0 to 500K bits/second with a 2.5 MHz clock, or 0 to 800K bits/second with a 4.0 MHz clock.</li> <li>Programmable options include 1, 1½ or 2 stop bits; even, odd or no parity; and xl, x16, x32 and x64 clock modes.</li> <li>Break generation and detection as well as parity-, overrun- and framing-error detection are available.</li> </ul>       |
| Description | The Z-80 DART (Dual-Channel Asynchro-<br>nous Receiver/Transmitter) is a dual-channel<br>multi-function peripheral component that<br>satisfies a wide variety of asynchronous serial<br>data communications requirements in micro-<br>computer systems. The Z-80 DART is used as a<br>serial-to-parallel, parallel-to-serial converter/<br>controller in asynchronous applications. In<br>addition, the device also provides modem con-<br>trols for both channels. In applications where  | modem controls are not needed, these lines<br>can be used for general-purpose I/O.<br>Zilog also offers the Z-80 SIO, a more ver-<br>satile device that provides synchronous<br>(Bisync, HDLC and SDLC) as well as asyn-<br>chronous operation.<br>The Z-80 DART is fabricated with n-channel<br>silicon-gate depletion-load technology, and is<br>packaged in a 40-pin plastic or ceramic DIP. |
|             | + 5 V GND CLK  |   |

Figure 1. Z-80 DART Pin Functions

Figure 2. Pin Assignments

# Functional Description

The functional capabilities of the Z-80 DART can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of asynchronous data communications protocols; as a Z-80 family peripheral, it interacts with the Z-80 CPU and other Z-80 peripheral circuits, and shares the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a per-

Communications Capabilities. The Z-80 DART provides two independent full-duplex channels for use as an asynchronous receiver/transmitter. The following is a short description of receiver/transmitter capabilities. For more details, refer to the Asynchronous Mode section of the Z-80 SIO Technical Manual. The Z-80 DART offers transmission and reception of five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one and a half or two stop bits per character and can provide a break output at any time. The receiver break detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the Receive Data input. If the Low does not persist—as in the case of a transient—the character assembly process is not started.

**I/O Interface Capabilities.** The Z-80 DART offers the choice of Polling, Interrupt (vectored or non-vectored) and Block Transfer modes to transfer data, status and control information to

ipheral to other microprocessors, the Z-80 DART offers valuable features such as nonvectored interrupts, polling and simple handshake capability.

The first part of the following functional description introduces Z-80 DART data communications capabilities; the second part describes the interaction between the CPU and the Z-80 DART.

Framing errors and overrun errors are detected and buffered together with the character on which they occurred. Vectored interrupts allow fast servicing of interrupting conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The Z-80 DART does not require symmetric Transmit and Receive Clock signals—a feature that allows it to be used with a Z-80 CTC or any other clock source. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the Receive and Transmit Clock inputs. When using Channel B, the bit rates for transmit and receive operations must be the same because RxC and TxC are bonded together (RxTxCB).

and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.



Figure 3. Block Diagram

# Z80<sup>®</sup>DMA Direct Memory Access Controller



# **Product** Brief

|                        |   | August 1980  |
|------------------------|---|--|
| Features               | <ul> <li>Transfers, searches and search/transfers in<br/>Byte-at-a-Time, Burst or Continuous modes.<br/>Cycle length and edge timing can be pro-<br/>grammed to match the speed of any port.</li> <li>Dual port addresses (source and destination)<br/>generated for memory-to-I/O, memory-to-<br/>memory, or I/O-to-I/O operations.<br/>Addresses may be fixed or automatically<br/>incremented/decremented.</li> <li>An entire previous sequence can be<br/>repeated automatically.</li> </ul>  | <ul> <li>Extensive programmability of functions.<br/>CPU can read complete channel status.</li> <li>Standard Z-80 Family bus-request and<br/>prioritized interrupt-request daisy chains<br/>implemented without external logic.<br/>Sophisticated, internally modifiable inter-<br/>rupt vectoring.</li> <li>Direct interfacing to system buses without<br/>external logic.</li> </ul>   |
| General<br>Description | The Z-80 DMA (Direct Memory Access) is a<br>powerful and versatile device for controlling<br>and processing transfers of data. Its basic<br>function of managing CPU-independent<br>transfers between two ports is augmented by<br>an array of features that optimize transfer<br>speed and control with little or no external<br>logic in systems using an 8- or 16-bit data bus<br>and a 16-bit address bus.  | Transfers can be done between any two ports<br>(source and destination), including memory-to-<br>I/O, memory-to-memory, and I/O-to-I/O. Dual<br>port addresses are automatically generated for<br>each transaction and may be either fixed or<br>incrementing/decrementing. In addition, bit-<br>maskable byte searches can be performed<br>either concurrently with transfers or as an<br>operation in itself.  |
|                        | SYSTEM<br>D0<br>D1<br>A1<br>D2<br>A2<br>D3<br>A3<br>D4<br>A4<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>A5<br>D5<br>D5<br>A5<br>D5<br>D5<br>A5<br>D5<br>D5<br>A5<br>D5<br>D5<br>D5<br>D5<br>D5<br>D5<br>D5<br>D5<br>D5<br>D | As       1       40       Aa         Aa       2       39       A7         Aa       3       38       IEI         Aa       4       37       INT/PULSE         Aa       5       36       Do         Aa       6       35       Do         Aa       6       35       Do         CLK       7       34       O1         WR       8       32       O3         IORO       10       280 DMA       31       O4         + 5 V       11       22       O5       05         BAO       13       28       Do       05         BAO       15       26       M1       04         CE/WAIT       16       25       RDY       Aa         Ais       17       24       Aa       Aa         Ais       19       22       Ais       Ais |

Figure 1. Pin Functions

GND

CLK

+ 5 V

Figure 2. Pin Assignments

| <b>General</b><br><b>Description</b><br>(Continued) | The Z-80 DMA contains direct interfacing to<br>and independent control of system buses, as<br>well as sophisticated bus and interrupt con-<br>trols. Many programmable features, including<br>variable cycle timing and auto-restart,<br>minimize CPU software overhead and help<br>adapt the Z-80 DMA to memory, I/O and CPU<br>environments. Figure 3 in the Z-80 CPU Pro-  | duct Brief illustrates a typical Z-80 Family<br>environment which includes the Z-80 DMA.<br>The Z-80 DMA is an n-channel silicon-gate<br>depletion-load device packaged in a 40-pin<br>plastic or ceramic DIP. It uses a single +5 V<br>power supply and the standard Z-80 Family<br>single-phase clock. |  |  |
|---|---|--|--|--|
| Functional<br>Description                           | <b>Classes of Operation.</b> The Z-80 DMA has<br>three basic classes of operation as shown in<br>Figure 3:  | <b>Modes of Operation.</b> The Z-80 DMA can be programmed to operate in one of three transfer and/or search modes:   |  |  |
|   | <ul> <li>Transfers of data between two ports</li> </ul>   | ■ <i>Byte-at-a-Time:</i> Between each byte opera-  |  |  |
|   | Searches for a particular 8-bit maskable<br>byte at a single port in memory or an I/O<br>peripheral   | tion the system buses are released to the<br>CPU. The buses are requested again for<br>each succeeding byte operation.   |  |  |
|   | <ul> <li>Transfers with a simultaneous search between two ports         During a transfer, the DMA assumes control of the system address and data buses. Data is read from one addressable port and written to the other addressable port, byte by byte. The ports may be programmed to be either system main memory or peripheral I/O devices. Thus, a block of data may be written from one peripheral to another, from one area of main memory to another, or from a peripheral to     </li> </ul> | Burst: data operations continue until a port's Ready line to the DMA goes inactive.<br>The DMA then store and releases the surter  |  |  |
|   |   | buses after completing its current byte  |  |  |
|   |   | <ul> <li>Continuous: data operations continue until<br/>the end of the programmed block of data is<br/>reached before the system buses are<br/>released. If a port's Ready line goes inactive<br/>before this occurs, the DMA simply pauses<br/>until the Ready line comes active again.</li> </ul>      |  |  |
|   | main memory and vice versa.<br>During a search-only operation, data is read<br>from the source port and compared byte by<br>byte with a DMA-internal register containing a<br>programmable match byte. This match byte<br>may optionally be masked. Search rates up to<br>1.25M bytes per second (Z-80 DMA) or 2M<br>bytes per second (Z-80A DMA) can be<br>obtained.   | Z-BO DMA<br>PERIPHERAL<br>3<br>PERIPHERAL<br>10<br>PERIPHERAL<br>10<br>PERIPHERAL<br>10<br>PERIPHERAL  |  |  |
|   | Data transfers or searches can be pro-<br>grammed to stop interrupt under various con-<br>ditions, and CPU-readable status bits can be  | <ol> <li>Search memory</li> <li>Transfer memory-to-memory (optional search)</li> <li>Transfer memory-to-I/O (optional search)</li> <li>Search I/O</li> <li>Transfer I/O-to-I/O (optional search)</li> </ol>  |  |  |

grammed to stop interrupt under various conditions, and CPU-readable status bits can be programmed to reflect the condition.

Figure 3. Basic Functions of the Z-80 DMA



Figure 5. Block Diagram. All registers are 8 bits wide.

# Z-UPC/U **Universal Peripheral Controller**



## **Product Brief**

|             |   | August 1980   |
|-------------|---|---|
| Features    | <ul> <li>Complete slave microcomputer, for<br/>distributed-processing use.</li> </ul>   | <ul> <li>Two programmable 8-bit counter/timers with<br/>6-bit prescalers.</li> </ul>  |
|             | <ul> <li>Unmatched power of Z8 architecture,<br/>instruction set.</li> </ul>  | <ul> <li>256-byte register file, accessible by both<br/>master CPU and Z-UPC/U, as allocated by</li> </ul>  |
|             | Three programmable I/O ports, two with  | Z-UPC/U program.  |
|             | 2-wire handshake, or any combination of data and control lines.   | <ul> <li>2K bytes of on-chip program ROM for effi-<br/>ciency, versatility.</li> </ul>  |
|             | ■ Six levels of priority interrupts to Z-UPC/U.   |   |
| Description | The Z-UPC/U Universal Peripheral Con-<br>troller is a distributed microcomputer that can<br>perform the basic interfacing functions needed<br>to interface a CPU with peripherals: device<br>control by ROM-resident internal software,<br>data manipulation (reformatting, arithmetic, | program control, its three 8-line I/O ports can<br>be tailored to the needs of its user. Perma-<br>nently configured as a single-chip controller<br>with 2K bytes of internal ROM, the Z-UPC/U<br>executes instructions in 2.2 µs average using a<br>4-MHz clock source. Its register file contains |

etc.) and data buffering in internal registers. The Z-UPC/U is similar to the Z8 microcomputer and uses the Z8 instruction set. Under

4-MHz clock source. Its register file contains 256 bytes, of which 234 are general-purpose registers, 19 are status and control registers, and three are port registers.



Figure 1. Pin Functions



Figure 2. Pin Assignments

**Description** (Continued)

The Z-UPC Universal Peripheral Controller is an intelligent device that generates all the control signals peripheral devices need. Because it does off-line arithmetic, translates data before transmitting, and buffers data, the Z-UPC unburdens the master CPU, thereby increasing the overall speed and efficiency of the system in which it resides.

Based upon the Z8 microcomputer architecture, the Z-UPC offers fast execution time, efficient use of memory, and sophisticated interrupt, I/O, and bit manipulation. Its powerful and extensive instruction types, combined with its efficient internal register addressing scheme, not only speeds program execution, but also efficiently packs program into the onchip ROM.

A unique characteristic of the Z-UPC is its register file, which contains I/O port and control registers that can be accessed both by the Z-UPC program and by its associated master CPU. This results in byte efficiency, programming efficiency, and address space efficiency because Z-UPC instructions can operate directly on I/O data without moving it to and from an accumulator. It also allows the Z-UPC user to allocate as data buffer between the CPU and

the peripheral all register space not in use as accumulators, address pointers, index registers, or stack. Registers not used as buffer are protected against CPU access. The register file is divided into 16 groups of 16 working registers each. A register pointer uses fast, shortformat instructions to access any one of these groups quickly, resulting in fast and easy task switching. Two-way communication between the master CPU and the register file is facilitated by another pointer that positions 16 interface registers anywhere within the register file. These registers are accessed directly by both the master CPU and the slave Z-UPC. Four more registers, similarly accessed, convey control and status information.

All of Zilog's daisy-chained priority interrupt system can be implemented in the Z-UPC under software control, or the Z-UPC can be programmed to function in a polled environment. In all, the Z-UPC has 24 pins that can be dedicated to I/O functions. Grouped logically into three 8-line ports, they can be programmed in many combinations of inputs, outputs, and bidirectional lines, with or without handshake and with push-pull or opendrain outputs.



Figure 3. Functional Block Diagram

# **Z-CIO/U Counter/Timer and Parallel I/O Unit**

# iloa

## **Product** Brief

|             |   | August 1980   |  |  |
|-------------|---|---|--|--|
| Features    | <ul> <li>Two independent 8-bit double-buffered bidirectional I/O ports plus a special-purpose 4-bit I/O port</li> <li>Four handshake modes including 3-wire (like the IEEE-488) and Wait/Ready line for high speed data transfer</li> </ul>   | <ul> <li>Three independent 16-bit counters</li> <li>All registers read/write and directly addressable</li> <li>Flexible pattern recognition logic</li> </ul>  |  |  |
| Description | The Z-CIO Counter/Timer and Parallel I/O<br>element is a general purpose peripheral cir-<br>cuit that satisfies most counter/timer and<br>parallel I/O needs encountered in system<br>designs. This versatile device contains three<br>I/O ports and three counter/timers. Many pro-<br>grammable options tailor its configuration to<br>specific applications. The use of the device is<br>simplified by making all internal registers<br>(command, status, and data) readable and | handshake mode, the ports can be input, out-<br>put, or bidirectional, and they may be linked<br>to form a 16-bit port. The four handshake<br>modes include 3-wire (like IEEE-488), inter-<br>locked (for interfacing to a Z-UPC, Z-FIO or<br>another Z-CIO), strobed and pulsed. The<br>pulsed mode connects one counter/timer with<br>the handshake logic for interfacing a<br>mechanical device such as a printer. The 4-bit<br>port provides handshake controls, special con- |  |  |

(except for status bits) writable. Either 8-bit I/O port can be a handshake byte port or a bit port. In the bit mode, data direction is programmable bit by bit. In the

port provides handshake controls, special controls (Wait/Request) or general-purpose I/O.

The counter/timer section contains three 16-bit counters, two of which can be software configured as a 32-bit counter/timer. Up to





**Description** (Continued)

four I/O lines for each counter are available for direct external control and status information. All counters have a programmable output duty cycle, continuous or single-cycle operation, and the counting process can be programmed to be either retriggered or nonretriggered.

The two general-purpose 8-bit ports are similar. They can be programmed as handshake driven, double-buffered ports (input, output, or bidirectional) or as control ports in which the direction of each bit is individually programmable. Port B can also be specified to provide external access for two of the counter/ timers. Each port includes pattern recognition logic allowing interrupt generation when a specified pattern is detected. The pattern recognition logic can be programmed so that the port functions like a priority interrupt controller.

To control these capabilities, each port contains 13 registers. Three of these, the input, output, and buffer registers, are data path registers. Two others, the mode specification and handshake specification registers, define the mode of the port and specify what handshake to use, if any. The reference pattern for the pattern recognition logic is defined in three registers, the pattern polarity, pattern transistion, and pattern mask registers. The detailed characteristics of each bit path (for example, the direction of data flow, or whether a path is inverting or noninverting) are programmed using the data path polarity, data direction, and special I/O control registers. The primary control and status bits are grouped in a single register so that after the ports are configured initially, only this register

need be accessed often. One register contains the interrupt vector associated with each port. To facilitate intialization, the port logic is designed so that if a capability of the port is not required the registers associated with that capability are ignored and need not be programmed.

The function of Port C depends upon the roles of Ports A and B. Port C provides handshake lines for the other two when required. Any bits of Port C not so used can be used as I/O lines or as external access to the third counter/timer.

Besides the data input and output registers, three registers are needed. These specify the details of each bit path: data path polarity, data direction, and special I/O control.

The three counter/timers are all identical. Each is composed of a 16-bit down-counter, a 16-bit time constant register (which holds the value loaded into the down-counter), a 16-bit current count register (used to read the contents of the down-counter), and two 8-bit registers for control and status (the mode select and control registers). All three share a common vector register.

Each counter/timer can be programmed as either counter or timer. Up to four port I/O lines can be designated as external access lines for it. The lines are: Counter Input, Gate Input, Trigger Input, and Counter/Timer Output. Three different counter/timer output duty cycles are available: pulse, one-shot, or square wave. The operation of the counter/ timer can be specified to be either single cycle or continuous. The counting sequence may be retriggered or nonretriggered, under program control.

# Z-FIO FIFO Input/Output Interface Unit



## Product Brief

|             |  | August 1980   |
|-------------|--|---|
| Features    | <ul> <li>Asynchronous bidirectional FIFO buffer, used with most major microprocessors as CPU/CPU or CPU/peripheral interface.</li> <li>Interlocked 2-wire or 3-wire handshake port mode; Empty, Full, and Request/Wait lines for high-speed data transfer.</li> <li>128 x 8 organization, expandable to any width; cascadable to any depth.</li> </ul> | <ul> <li>Preset byte count in FIO buffer can interrupt CPU.</li> <li>All registers directly addressable.</li> <li>Vectored/non-vectored interrupts on pattern/status match, over/underflow error, buffer status.</li> </ul> |
| Description | The Z-FIO is a general-purpose micro-<br>processor interface that provides elastic buffer-   | words as well as bytes. This bidirectional<br>device accepts data and holds it until it can be  |

processor interface that provides elastic buffering between asynchronous CPUs in a parallelprocessor network or between CPU and peripheral circuits. The Z-FIO can interface a Z-Bus microprocessor or any other major processor to another microprocessor or to a peripheral circuit or port.

In Z8000 systems, the FIO furthers distributed-processor operation because it can interconnect components or subsystems operating at different speeds. Also, it can increase system throughput by transferring words as well as bytes. This bidirectional device accepts data and holds it until it can be used by another device in the system. In most I/O transactions, introducing a 128-deep buffer cuts interrupt servicing overhead by two orders of magnitude.

The Z-FIO greatly facilitates system throughput by moving variable-size blocks under either direct memory access or interrupt control—an especially important consideration when fast peripheral circuits need interfacing. Complete status information is also provided for operation in polled environments.



Figure 1. Pin Functions



Figure 2. Pin Assignments

| Pin<br>Assignments |   | Z-Bus<br>Low Byte | Z-Bus<br>High Byte | Non-Z-Bus        | 2-Wire<br>HS Port*  | 3-Wire<br>HS Port*  |
|--------------------|---|-------------------|--------------------|------------------|---------------------|---------------------|
| _                  | A | REQ/WT            | REQ/WT             | REQ/WT           | RFD/ <del>DAV</del> | RFD/ <del>DAV</del> |
|                    | В | DMASTB            | DMASTB             | DACK             | ACKIN               | DAV/DAC             |
|                    | С | DS                | DS                 | RD               | FULL                | DAC/RFD             |
|                    | D | $R/\overline{W}$  | $R/\overline{W}$   | WR               | EMPTY               | EMPTY               |
|                    | E | CS                | CS                 | CS               | CLEAR               | CLEAR               |
|                    | F | ĀS                | AS                 | $C/\overline{D}$ | DATA DIR            | DATA DIR            |
|                    | G | INTACK            | A <sub>0</sub>     | INTACK           | IN <sub>0</sub>     | IN <sub>0</sub>     |
|                    | H | IEO               | A                  | IEO              | OUT <sub>1</sub>    | OUT <sub>1</sub>    |
|                    | I | IEI               | $A_2$              | IEI              | OE                  | OE                  |
|                    | 1 | INT               | A <sub>3</sub>     | INT              | OUT <sub>3</sub>    | OUT <sub>3</sub>    |

\*Port 2 side only. See table below.

## Description

(Continued)

The internal functions of the Z-FIO are shown in the block diagram (Figure 3). It is made up of two ports that are identical except for programming. The port programmed by pins  $M_0$  and  $M_1$  is called Port 1; the port programmed by bits  $B_0$  and  $B_1$  is called Port 2.

Each port of the FIO has sixteen programmable registers that define operating protocols and pin signals. Common to both ports, and situated between them, is the  $128 \times 8$  RAM used for data storage. The RAM is capable of simultaneous, independent read and write operations. This means, for example, that the Port 1 CPU can write a byte of data into the FIO without disturbing a simultaneous read operation by the Port 2 CPU. The outputs of the read and write counters are used to address the buffer RAM, and also are fed into a subtractor to determine the current number of bytes in the memory. This number can be read by either CPU from a status register dedicated to each port. Another programmable register is compared against the status register to generate interrupts and/or start and stop DMA transfers. A pair of port registers allows for communication between CPUs, bypassing the main buffer memory.

**Operating Modes.** The Z-FIO has twelve different programmable modes (Table below). The states of two package pins determine the mode of operation of Port 1, and Port 2 is programmed by two bits ( $B_0$  and  $B_1$ ) in one of the Port 1 control registers.



| Figure    | 3.  | Functional | Block | Diagram |
|-----------|-----|------------|-------|---------|
| 1 19 41 0 | ••• |            | 21004 | ~       |

| Operating | Mode | $\mathbf{M}_1$ | <b>M</b> 0 | Bl | BO | Port 1          | Port 2             |
|-----------|------|----------------|------------|----|----|-----------------|--------------------|
| Modes     | 0    | 0              | 0          | 0  | 0  | Z-Bus Low Byte  | Z-Bus Low Byte     |
|           | 1    | 0              | 0          | 0  | 1  | Z-Bus Low Byte  | Non-Z-Bus          |
|           | 2    | 0              | <b>0</b>   | 1  | 0  | Z-Bus Low Byte  | 3-Wire HS          |
|           | 3    | 0              | 0          | 1  | 1  | Z-Bus Low Byte  | 2-Wire HS          |
|           | 4    | 0              | 1          | 0  | 0  | Z-Bus High Byte | Z-Bus High Byte    |
|           | 5    | 0              | 1          | 0  | 1  | Z-Bus High Byte | Non-Z-Bus          |
|           | 6    | 0              | 1          | 1  | 0  | Z-Bus High Byte | 3-Wire HS          |
|           | 7    | 0              | 1          | 1  | 1  | Z-Bus High Byte | 2-Wire HS          |
|           | 8    | 1              | 0          | 0  | 0  | Non-Z-Bus       | Z-Bus Low Byte     |
|           | 9    | 1              | 0          | 0  | 1  | Non-Z-Bus       | Non-Z-Bus Low Byte |
|           | 10   | 1              | 0          | 1  | 0  | Non-Z-Bus       | 3-Wire HS          |
|           | 11   | 1              | 0          | 1  | 1  | Non-Z-Bus       | 2-Wire HS          |



## Zilog Sales Offices

#### West

Sales & Technical Center Zilog, Incorporated 1333 Lawrence Expressway Suite 400 Santa Clara, CA 95051 Tele: (408) 446-9848

Sales & Technical Center Zilog, Incorporated Suite J 18023 Sky Park Circle Irvine, CA 92714 Tele: (714) 549-2891 TWX: 910 595-2803

Sales & Technical Center Zilog, Incorporated -15643 Sherman Way Suite 430 Van Nuys, CA 91406 Tele: (213) 708-3944 TWX: 910 493 2074

#### Midwest

Sales & Technical Center Zilog, Incorporated Suite 147 890 East Higgins Road Schaumburg, IL 60195 Tele: (312) 885-8080 TWX: 910 291 1064

### South

Sales & Technical Center Zilog, Incorporated 2711 Valley View, Suite 103 Dallas, TX 75234 Tele: (214) 243-6550 TWX: 910 860 5850

Technical Center Zilog, Incorporated 1442 U.S. Hwy 19 South Suite 135 Clearwater, FL 33516 Tele: (813) 535-5571 East

Sales & Technical Center Zilog, Incorporated Corporate Place 99 South Bedford St. Burlington, MA 01803 Tele: (617) 273-4222 TWX: 710 332-1726

Sales & Technical Center Zilog, Incorporated 110 Gibraltar Road Horsham, PA 19044 Tele: (215) 441-8282 TWX: 510 665 7077

#### **United Kingdom**

Zilog (U.K.) Limited Babbage House King Street Maidenhead SL6 IDU Berkshire, United Kingdom Tele: (628) 36131 TELEX: 848609

### West Germany

Zilog GmbH Zugspitzstrasse 2a D-8011 Vaterstetten Munich, West Germany Tele: 08106 4035 TELEX: 529110 Zilog d.

### Japan

Zilog, Japan KK Linden Sky Heights Bldg. 1F 13-2 Sakuragaoka-Machi Shibuya-Ku Tokyo 105 Japan Tele: (3) 476-3010 TWX: 781 23723 Lawright