

TECHNICAL MANUAL

Synchronous Communications Modem Interface Unit

August 17

306-701630-000
Volume 2 of 2

6901 West Sunrise Blvd., Fort Lauderdale, Florida 33313
Area Code 305 587-2900

©1971, Systems Engineering Laboratories
Printed in U.S.A.

SPECIFICATION SHEET

Publication Cut Off Data August 11, 1971

Wire List Information					Engineering Change Orders Incorporated
Description	Drawing Number	Wire List Number	Revision Level	ECO Change Level	
Synchronous Modem Interface	130-100659	411-100659	000	B	None

TABLE OF CONTENTS

SECTION VI	ASSEMBLIES AND CIRCUIT CARDS
6-1	Introduction
6-3	Designation Conventions
6-4	Cabinets and Major Assemblies
6-7	Circuit Cards
6-9	Circuit Card Test Points
6-13	Connectors
6-17	Connector Pin Numbers
6-19	Assemblies and Circuit Cards
6-21	Final Assembly and Major Assembly Drawings
6-23	Circuit Cards
6-27	Abbreviations
6-29	Reference Designators
6-30	Descriptions

SECTION VII DRAWINGS

7-1	Introduction
7-4	Conventions
7-5	Logic Symbols
7-9	Logic Levels
7-12	Wire Addressing
7-18	Signal Line Callouts

LIST OF DRAWINGS

Section VI

Drawing Number	Title
6-1	Designation Conventions (Typical)
105-10063	Syn. Data Modem Ass'y (Sheet 1)
107-015929	Low Voltage Variable Power Supply Chassis Assembly (Sheet 1)
107-015939	Power Supply Chassis Assembly (Sheet 1)
141-100312	Card Location and Complement List Sync Modem (Sheet 1)
144-100210	Cable Assembly I/O & BTC Sync Data Modem Intfc (Sheet 1)
144-100293	Cable Assembly Standard Auto-dial (Sheet 1)
144-100294	Cable Assembly Standard Modem (Sheet 1)
144-100295	Cable Assembly Option Modem (Sheet 1)

LIST OF DRAWINGS (Cont'd)

Drawing Number	Title
160-083278	Schematic and Assembly Cable Driver/Terminator (Sheet 1)
160-083289	Schematic and Assembly Oscillator (Sheet 1)
160-100026	Schematic & Assembly General Register Even (Sheet 1 of 3)
160-100026	Schematic & Assembly General Register Even (Sheet 2 of 3)
160-100026	Schematic & Assembly General Register Even (Sheet 3 of 3)
160-100069	Schematic & Assembly Cable Terminator (Sheet 1)
160-100078	Logic & Assembly Second TTL Quad Two Input "NAND" (Sheet 1)
160-100079	Schematic & Assembly H.S. One Shot (Sheet 1)
160-100222	Bi-Polar Receiver Assembly (Sheet 1)
160-100223	Bi-Polar Driver Assy (Sheet 1)
160-100306	Bi-Polar Receiver Assembly (Sheet 1)
160-900020	Logic & Assembly Second Dual Four Input "NAND" (Sheet 1)
160-900022	Logic & Assembly Second JK Flip-Flop "AND" Inputs (Sheet 1)
160-900023	Logic & Assembly Second Dual JK Flip-Flop Common Clock (Sheet 1)
160-900024	Logic & Assembly Second Dual JK Flip-Flop Separate Clocks (Sheet 1)
160-900029	Logic & Assembly Second Hex Inverter (Sheet 1)
160-900030	Logic & Assembly Second Triple three "NAND" (Sheet 1)
160-900043	Logic & Assembly Second Mixed Logic #7 (Sheet 1)

Section VII

Drawing Number	Title
7-1	SEL 806B and Standard Discrete Component Logic Symbols
138-100046	Block Diagram Sync. Data Modem Interface (Sheet 1)
147-100010	Timing Diagram Sync. Data Modem Interface Unit (Sheet 1)

LIST OF DRAWINGS (Cont'd)

Drawing Number	Title
130-100659	Logic Diagram Unit Decode Logic (Sheet 1 of 15)
130-100659	Logic Diagram I/O Sync Logic (Sheet 2 of 15)
130-100659	Logic Diagram Receive Timing & Control Logic (Sheet 3 of 15)
130-100659	Logic Diagram Input Buffer (Sheet 4 of 15)
130-100659	Logic Diagram S/P Converter & Parity Register (Sheet 5 of 15)
130-100659	Logic Diagram Transmit Timing & Control Logic (Sheet 6 of 15)
130-100659	Logic Diagram Output Buffer (Sheet 7 of 15)
130-100659	Logic Diagram Data Gates & P/S Converter (Sheet 8 of 15)
130-100659	Logic Diagram (TEU) Test Logic (Sheet 9 of 15)

LIST OF DRAWINGS (Cont'd)

Drawing Number	Title
130-100659	Logic Diagram Parity Register & Load Gates Option-001 Or-002 (Sheet 10 of 15)
130-100659	Logic Diagram (CEU) Command Reg. & Control Logic (Sheet 11 of 15)
130-100659	Logic Diagram BTCL Option (Sheet 12 of 15)
130-100659	Logic Diagram External Clock & Auto Dial Logic Option (Sheet 13 of 15)
130-100659	Logic Diagram-200 Current Mode Option Drivers & Receivers (Sheet 14 of 15)
130-100659	Circuit Complement Sync Modem (Sheet 15 of 15)
53159	Schematic 240 Series Low Voltage Variable Power Supply (Sheet 1)
53280	Wiring Diagram 240 Series Low Voltage Variable Pwr. Supp. 240-000-01 (Sheet 1)

SECTION VI
ASSEMBLIES AND CIRCUIT CARDS

6-1 INTRODUCTION

6-2 This section contains information pertaining to the major assemblies, circuit cards, and components used in the system. Included are Systems Engineering Laboratories designation conventions, major assembly drawings, circuit card schematic and assembly drawings, parts lists, and circuit card descriptions, specifications, and adjustment procedures where applicable.

6-3 DESIGNATION CONVENTIONS

6-4 CABINETS AND MAJOR ASSEMBLIES

6-5 The methods used in designating major units in Systems Engineering Laboratories systems provide for easy location and identification of components within the system from the logic drawings. Typical designations are illustrated in figure 6-1. Cabinets are numbered 1, 2, 3, etc., from left to right when facing the front. The major units, such as control panels, power supplies, patch panels, and card files are lettered F or R depending upon whether the unit is accessible from the front or rear of the cabinet. The major units are also numbered from top to bottom. The major unit designation is always preceded by the cabinet designation number. A major unit designation of 2F5 indicates that the unit is located in the second cabinet, the fifth unit from the top, in the front of the cabinet. Units located in the middle of the cabinet are further designated with the letter A. The designation of 2F1A indicates that the unit is located behind unit 2F1.

6-6 Vertically mounted card trays are numbered from left to right. As an example, unit 1F3 would be located in the first cabinet, the third unit over, counting from the left. Units below a vertical tray continue the sequence.

6-7 Circuit Cards

6-8 The circuit cards are mounted vertically in parallel files in the card trays. The circuit cards are numbered from front to rear within each card file. The card files are lettered alphabetically from left to right in horizontally mounted card trays and from top to bottom in vertically mounted card trays. The rows are designated by letters (A, B, C, etc.) from top to bottom. The mounting connections in each row are numbered (1, 2, 3, etc.) from left to right, as viewed from the wiring side

of the plane. A designation number of 9C indicates the card in the ninth connector from the left, in the third row of connectors from the top.

6-9 Circuit Card Test Points

6-10 Most circuits on the general purpose circuit cards are provided with at least one test point. The test points are located on the component side of the card and are numbered (1, 2, 3, etc.) from top to bottom when the card is installed. A designation number 9C(3) on the logic diagram indicates the circuit associated with the third test point on the card in connector 9C.

6-11 All interconnections between the circuit cards are made at the card mounting connectors. Each connector is equipped with 29 pins, which are numbered 1 through 29 from the bottom to the top when the card is installed. A designation number of 6C5 indicates the fifth pin from the bottom on the sixth card in the third file of cards from the top.

6-12 In systems which contain circuit cards that require 80 pin connectors, each connector contains 80 pins, which are numbered 1 through 80 from the top to the bottom when the card is installed. A designation number of 6C5 indicates the fifty pin from the top on the sixth card in the third file of cards from the top.

6-13 Connectors

6-14 The connectors, consisting of a plug and a receptacle, are designated by the capital letter P followed by a number. Normally, the plug portion of the connector is mounted on the back of the card tray and is identified as P1, P2, P3, etc., and the receptacle is part of the interconnecting cable assembly between the card trays.

6-15 All I/O cables attach to a connector panel located at the bottom rear of the cabinet. The computer I/O bus extension cable is attached to the peripheral device using a 104-pin connector. The male half of the connector (designated P1) provides for connecting the cable from the computer I/O bus. The female half of the connector (designated P2) provides for connecting a cable which extends the I/O bus to the next peripheral device.

6-16 If the peripheral device contains block transfer control (BTC) logic or priority interrupt (PI) circuits in addition to the standard I/O interrupts, 50-pin connectors (designated P3, P4, etc., as required) are used to connect the cables for this logic. The 50-pin cables connect in the same fashion as the 104-pin I/O bus extension cables.




Figure 6-1. Designation Conventions (Typical)

6-17 Connector Pin Numbers

6-18 The pins on the 50-pin and 104-pin connectors are lettered alphabetically. However, to eliminate the necessity of having to read a letter to locate a particular pin, the pins are designated by numbers. The pins are arranged in rows of 12 and 13 pins each and are designated 1 through 12 or 1 through 13, respectively. The 50-pin connectors contain four rows which are assigned 100, 200, 300, and 400 series numbers. The 104-pin connectors contain eight rows which are assigned 100 through 800 series numbers. On the 50-pin connectors, pins C, A, D, and B are designated 101, 201, 301, and 401, respectively. On the 104-pin connectors, pins A, E, B, F, C, H, D, and J are designated 101, 201, 301, 401, 501, 601, 701, and 801 respectively.

6-19 ASSEMBLIES AND CIRCUIT CARDS

6-20 A complete set of assembly drawings, with parts lists is provided in this section for all major assemblies and circuit cards contained in the system. The drawings are grouped and presented in the following order:

- Final Assembly
- Major Assemblies
- Circuit Cards

6-21 FINAL ASSEMBLY AND MAJOR ASSEMBLY DRAWINGS

6-22 The first mechanical assembly drawing presented in this section is the final assembly. This is followed by the major assembly drawings, which are arranged in numerical order. Included here are the drawings which show the card location and complement of each logic plane.

6-23 CIRCUIT CARDS

6-24 The third group of drawings in this section is the circuit cards. These drawings are arranged in numerical order and include the following information:

- Circuit Card Schematic
- Circuit Card Assembly
- Parts List
- Circuit Description

● Specifications

● Adjustment Procedures (if applicable)

6-25 Dash numbers are used to distinguish between variations of a basic type of assembly or circuit card (for example: 8501-1, -2). The variations are reflected in the parts lists, which indicate the quantity of a particular component for the different dash numbers. Refer to the card location drawings to determine the dash number of a circuit card used for a particular application.

6-26 Unless noted otherwise, circuit card resistors are carbon composition and are rated at 5 percent, 1/4 watt.

6-27 ABBREVIATIONS

6-28 Abbreviations for reference designators and descriptions used in the parts lists are as follows:

6-29 Reference Designators

C#	-	Capacitor
CR#	-	Diode
R#	-	Potentiometer and Fixed Resistor
Q#	-	Transistor
IC#	-	Integrated Circuit


6-30 Descriptions

A/R	-	As Required
N/R	-	Not Used or Required
S.S.	-	Stainless Steel
MF	-	Metal Film
DC	-	Deposit Carbon
MG	-	Metal Glaze
W/W	-	Wire Wound

LIST of MATERIAL			Systems Engineering Laboratories	20886	LM 105-100063
ITEM NOMENCLATURE: SYN. DATA MODEM ASSEMBLY				CODE IDENT	SHEET 2 OF 2 SHEETS REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1	1	107-100299-002	SWING PLANE ASS'Y		2 ROW
2	1	107-100349-003	MODULE ASSEMBLY		2 ROW
3	REF	REF 141-100231-000	CARD LOCATION		
4	REF	REF 411-100473-001	WIRE LIST		
5	1	144-100210-001	CABLE ASSEMBLY		
6	1	107-015939-002	P/S CHASES ASS'Y		
7	2	107-015929-001	LOW VOLT. VAR. P/S CHAS. ASSY		
8	1	107-015929-002	LOW VOLT. VAR. P/S CHAS. ASSY		
9	2	110-100019-001	PLATE, WIRING TIE OFF		
10	2	110-100319-001	ANGLE, I/O MTG.		
11	1	110-100414-002	I/O PANEL, (2) 104 PIN CONN		
12	1	110-100411-004	I/O PANEL, (2) 50 PIN CONN		
13	1	110-100410-004	I/O PANEL, (1) 50 PIN CONN		
14	1	116-016676-003	LABEL		
15	22	201-300001-009	WASHER, FLAT #G		
16	10	201-300003-003	WASHER, SPLIT LOCK #G		
17	10	201-200011-003	NUT, PLAIN HEX #G-32		
18	12	201-100017-018	SCREW, #G TAPPING		
19	1	107-100300-001	SWING PLANE ASS'Y		1 ROW
20	1	107-100349-001	MODULE ASSEMBLY		1 ROW
21	1	144-100210-002	CABLE ASSEMBLY		

THE USE, DUPLICATION OR DISCLOSURE OF
THE DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



APPLICABLE DOCUMENT
LM-105-100063

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	DRAWN Schmandrak	DATE 9-11-70
UNDER 12	$\pm .02$	CHECKED	
12 TO 24	$\pm .03$	ENGR <i>[Signature]</i>	10-8-70
OVER 24	$\pm .06$	PROJ. ENGR <i>[Signature]</i>	10-8-70
ANGLES $\pm 0^\circ 30'$		MATERIAL <i>H</i>	
701620		APPROVED <i>[Signature]</i>	10-8-70
NEXT ASSY	USED ON	FINISH: <i>H</i>	APPROVED <i>[Signature]</i>
APPLICATION		SCALE <i>H</i> 768010 SHEET <i>H</i> OF 1	
		SIZE CODE IDENT NO. DWG NO. D 20886 105-100063	


LIST of MATERIAL		Systems Engineering Laboratories Fort Lauderdale, Florida 33310										20886	LM 107-015929		L																										
PREP	IGLEHEART	DATE 8-29-67											CODE IDENT	SHEET 1 OF 4 SHEETS	REV																										
CHK	CRAWLEY	9-14-67											ITEM NOMENCLATURE:																												
ENGR	R.BALDWIN	9-15-67											LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASS'Y																												
APPD	M.R.ZUBER	9-15-67	USED ON:																																						
LTR	REVISION DESCRIPTION			DATE	APPD	LTR	REVISION DESCRIPTION			DATE	APPD																														
L	71-437; LM ADDED N-NERO			6-21-71	AB																																				
RECORD OF REVISION STATUS OF EACH SHEET																																									
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
107-015929																																									

LIST of MATERIAL			Systems Engineering Laboratories			20886	LM107-015929	L
ITEM NOMENCLATURE: LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASSY			CODE IDENT			SHEET 2 OF 4	SHEETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			REFERENCE DESIGNATION	REMARKS
1		002001	1 1 160-083184	REGULATOR ASS'Y				
2			1 1 110-015844	CHASSIS				
3		X	1 1 110-016016	HEAT SINK				
4			1 1 110-016017	HEAT SINK				
5			1 1 110-016018	HEAT SINK				
6			1 1 116-012027-001	IDENTIFICATION TAG	PART MODEL SERIAL NO.			
7		REF REF	△ 53280	WIRING DIAGRAM, LOW VOLTAGE	VARIABLE			
8			1 1 223-100001-004	CLAMP CABLE (BIRNBACH)				
9			1 2 223-200002-001	CLIP COMPONENT (AUGUT)				
10			1 1 264-300005-001	FUSE BLOCK HOLDER				
11			1 1 259-700008-007	BLOCK TERM. (E.T.C. INC)				
12			1 1 259-700002-008	STRIP TERM. (H.H. SMITH)				
13		4 4	223-500001-016	TERMINAL INSUL. (AMP)				
14		2 6	223-500001-019	TERMINAL INSUL. (AMP)				
15								
16		2 2	223-500001-008	TERMINAL INSUL. (AMP)				
17		13 13	223-300001-001	TIE CABLE (PANDUIT)				
18			1 1 259-300007-004	CONNECTOR, RECEPTACLE (AMP)	NOL			
19		X 4	6549 B-8	INSULATOR FLANGED (BIRNBACH)				
20		2 2	201-300004-003	WASHER INTERNAL TOOTHED	CRES. No. 6			
21		14 10	201-300006-001	WASHER SHOULDER NYLON (DABURN)				


LIST of MATERIAL			Systems Engineering Laboratories			20886	LM107-015929	L
ITEM NOMENCLATURE: LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASSY			CODE IDENT			SHEET 3 OF 4 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			REFERENCE DESIGNATION	REMARKS	
22		18 24	201-300002-005	WASHER FLAT CRES NO 6				
23		10 12	201-200017-002	NUT HEX CRES NO 6				
24								
25								
26								
27	4 1	201-100010-032	SCREW PAN HEAD 6X32X 3/4					
28	1 3	201-100010-033	SCREW PAN HEAD 6X32X 7/8					
29	6 8	201-100010-029	SCREW PAN HEAD 6X32X 7/16					
30	2 4	201-100010-030	SCREW PAN HEAD 6X32X 1/2					
31	8 8	201-300002-003	WASHER FLAT CRES NO 4					
32	1	116-016691-005	LABEL (15A)					
33	2 2	201-100010-031	SCREW PAN HEAD CRES X 4-40 9/16					
34	AR AR	223-300002-003	GROMMET STRIP					
35	AR AR	258-500001-061	WIRE-INSUL. ELEC. SINGLE STRANDED					
36	AR AR	258-500001-082	WIRE-INSUL. ELEC. SINGLE STRANDED					
37	AR AR	258-500001-083	WIRE-INSUL. ELEC. SINGLE STRANDED					
38	AR AR	265-400001-009	INSULATION SLEEVING TEFILON					
39	AR AR	265-600002-004	INSULATION SLEEVING POLYOLEFIN					
40	AR AR	209-200001-001	COMPOUND HEAT SINK					
41	1 1	253-100010-103	RESISTOR 18K 1/4W 5%					
42	6 6	201-200018-002	4-40 PLAIN NUT HEX CRES					

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 107-015929	L
ITEM NOMENCLATURE: LOW VOLTAGE VARIABLE POWER SUPPLY CHASSIS ASS'Y			CODE IDENT		SHEET 4 OF 4 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	REMARKS
43		X 1	264-100001-016	FUSE GLASS TUBE			
44		1 X	264-100001-002	FUSE GLASS TUBE			
45	4	4	251-100080-001	RECTIFIER SILICONE			
46		1 1	251-124168-001	RECTIFIER SILICON			
47		1 1	254-100440-039	CAPACITOR-SOLID ELEC.-TANT.			
48		2 1	250-123772-001	TRANSISTOR SILICON			
49		1 2	254-100010-114	CAPACITOR 13,000 MFD SPRAGUE			
50		2 3	253-100190-002	RESISTOR POWER			
51		1 1	253-1000190-001	RESISTOR POWER			
53		X 1	116-016676-081	LABLE BLACK ON WHITE			
54		5 5	201-300002-009	WASHER FLAT #10 CRES			
55	REF	REF	D53159	SCHEMATIC LOW VOLTAGE PWR SUP			
56		X 1	250-123771-001	TRANSISTOR			
57		2 2	201-300002-015	SCREW PAN HEAD CRES 4-40 X 3/8			
58		2 2	201-300002-016	SCREW PAN HEAD CRES 4-40 X 7/16			
59		1	116-016691-016	LABLE (10 AMP)			
60		4 4	201-300002-003	WASHER FLAT CRES NO 4			
61		12 14	201-300014-136	WASHER LOCK-SPLIT NO 6			
62		6 6	201-300014-135	WASHER LOCK-SPLIT NO 4			

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.



-001 SHOWN



- NOTES:
1. -001 IS FOR IOA VARIABLE CONFIGURATION MODEL 240-000-04
 2. -002 IS FOR SAVARIABLE CONFIGURATION MODEL 240-000-03
 3. COAT MATING SURFACES OF ITEMS 4, 5 & 2 WITH HEAT SINK COMPOUND (ITEM 40) BEFORE ASSEMBLY.
 4. COAT MATING SURFACES OF ITEMS 48, 47 (MICA WASHERS INCLUDED); 3, 2 BEFORE ASSY.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	DRAWN IGLEHEART	DATE 8-29-67
UNDER 12	$\pm .02$	CHECKED CRAWLEY	9-14-67
12 TO 24	$\pm .03$	ENGR	
OVER 24	$\pm .06$	PROJ ENGR R. BALDWIN	9-15-67
	ANGLES $\pm 0^\circ 30'$	APPROVED M. R. ZUBER	9-15-67
MATERIAL:		SIZE CODE IDENT NO. DWG NO. D 20886 107-015929	
NEXT ASSY	USED ON	SCALE REV LTR L	SHEET
APPLICATION	FINISH:		

LOW VOLTAGE VARIABLE
POWER SUPPLY CHASSIS
ASSEMBLY

D

C

B

A


LIST of MATERIAL		Systems Engineering Laboratories		20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY				CODE IDENT	SHEET 2 OF SHEETS	REV
ITEM NO.	QTY REQD PER DASH NO.	ITEM NO.	DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	CHASSIS - P/S			
2	1	1	BRACKET, LEFT			
3	1	1	PLUNUM			
4	1	1	COVER, PLUNUM			
5	1	1	PLATE-TERM. MTG.			
6	1	1	BRACKET-FAN			
7	1	1	CABLE CLAMP, NYLON			
8	1	1	EDGE TRIM, PLASTIC GRUMMET 2.19 LONG		BASKETWEAVE	
9	2	2	SPACER #6, 1/4 X 1/2 LONG			
10	1	1	BRACKET, RIGHT			
11	1	1	COVER, TERM. BLOCK			
12	15	12	TERMINAL - INSUL			
13	AR	AR	WIRE INSUL, 1/4, STRANDED			
14	AR	AR	INSUL SLEEVING POLYOLEFIN		SHRINKABLE	
15	AR	AR	CABLE TIE			
16	AR	AR	SPRING TAPE, 3/8X 1/4		RHOPAC	
17	AR	AR	TAPE, PRESSURE SENSITIVE			
18	1	1	LABEL			
19	1	1	MARKER STRIP, TERM. BLOCK			
20	1	1	TRANSFORMER			
21	1	1	LINE FILTER			

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY			CODE IDENT		SHEET 3 OF SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	REMARKS	
1		1 1	107-015746-001	CHASSIS - P/S			
2		1 1	110-015790-001	BRACKET, LEFT			
3		X X	110-016025-001	PLENUM			
4		X X	110-016026-001	COVER, PLENUM			
5		1 1	110-016052-001	PLATE - TERM. MTG.			
6		X X	110-016027-001	BRACKET - FAN			
7		1 1	223-100001-007	CABLE CLAMP, NYLON			
.8		1 1	223-300013-001	EDGE TRIM, PLASTIC GRUMMET 2.19 LONG			BASKETWEAVE
9		X X	201-700023-022	SPACER #6, 1/4 X 1/2 LONG			
10		1 1	110-015790-002	BRACKET, RIGHT			
11		1 1	259-700017-005	COVER, TERM. BLOCK			
12	12 15	223-500001-016	TERMINAL - INSUL				
13	AR AR	258-500001-091	WIRE INSUL, 1/4 C, STRANDED				
14	X AR	265-600002-004	INSUL. SLEEVING POLYOLEFIN				SHRINKABLE
15	AR AR	223-300001-001	CABLE TIE				
16		X X	203-200003-001	SPRING TAPE, 3/8 X 1/4			
17		X X	203-200005-004	TAPE, PRESSURE SENSITIVE			
18		1 1	116-016691-020	LABEL			
19		1 1	259-700005-005	MARKER STRIP, TERM. BLOCK			
20		1 X	256-000160-001	TRANSFORMER			
21		X 1	256-100006-001	LINE FILTER			

LIST of MATERIAL				Systems Engineering Laboratories				20886	LM 107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY								CODE IDENT	SHEET 4 OF SHEETS	REV
ITEM NO.	QTY	REQ'D PER DASH NO.		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			REFERENCE DESIGNATION	REMARKS	
22	X	X	1	X	1	207-100007-001	BLOWER			
23	1	1	1	1	1	259-700011-005	TERMINAL BLOCK			
24	REF	REF	REF	REF	REF	110-100019-001	TIE OFF PLATE			
25	2	2	2	2	2	259-700018-002	SPRING CLIP			
26	REF	REF	REF	REF	REF	101-100005	240 POWER SUPPLY CONFIG:CONT.			
27	4	4	4	4	4	201-100010-030	SCREW PAN HD 6-32X 1/2			
28	4	4	10	4	10	201-100010-028	/ 11 6-32X .38			
29	2	2	2	X	4	201-100010-037	/ 11 6-32X 1 3/4			
30	4	4	4	4	4	201-100010-045	11 8-32X .50			
31	X	X	X	4	4	201-100011-063	SCREW PAN HD 10-32X .50			
32	5	5	15	3	17	201-300002-005	WASHER-FLAT # 6			
33										
34	4	4	4	4	4	201-300002-010	WASHER-FLAT # 10			
35										
36	4	4	4	4	4	201-300014-009	WASHER SPLIT-LOCK # 10			
37	2	2	2	2	2	201-200018-003	NUT-HEX 6-32			
38	4	4	4	4	4	201-200017-003	NUT-HEX 8-32			
39	4	4	4	4	4	201-200016-005	NUT-HEX 10-32			
40	2	2	2	2	2	201-300014-007	WASHER SLIT-LOCK # 6			
41	X	REF	REF	REF	REF	134-100115	WIRING DIAGRAM			
42	REF	X	X	X	X	134-100116	WIRING DIAGRAM			

REVISIONS

REV	DESCRIPTION	DATE	APPROVED
H	INC ECO 71-579 >>> 8-16-71 (REMOVED LIST OF MATERIAL)	8-16-71	DA CW



APPLICABLE DOCUMENT
L/M 107-015939

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	DRAWN	IGLEHEART DATE 9-8-67
UNDER 12	$\pm .02$	CHECKED	E.W. PICARD 9-11-67
12 TO 24	$\pm .03$	ENGR	
OVER 24	$\pm .06$	PROJ ENGR	R. BALDWIN 9-12-67
	ANGLES $\pm 0^\circ 30'$	MATERIAL	
		APPROVED	M.R. ZUBER 9-12-67
		FINISH:	
		APPLICATION	APPROVED
		SIZE	CODE IDENT NO. DWG NO.
		D	20886 107-015939 REV H
		SCALE	SHEET 1 OF 1

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.

101-10005	
NEXT ASSY	USED ON
APPLICATION	

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY		CODE IDENT	SHEET	5 OF	SHETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
22		207-100007-001	BLOWER			
23	1	259-700011-005	TERMINAL BLOCK			
24		REF 110-100019-001	TIE OFF PLATE			
25	2	259-700018-002	SPRING CLIP			
26	REF	REF 101-100005	240 POWER SUPPLY CONFIG. CONT.			
27	4	201-100010-030	SCREW PAN HD 6-32 X 1/2			
28	3	201-100010-028	" 6-32 X .38			
29		201-100010-037	" 6-32 X 1 3/4			
30	4	201-100010-045	" 8-32 X .50			
31	4	201-100011-063	SCREW PAN HD 10-32X.50			
32	3	201-300002-005	WASHER-FLAT # 6			
33						
34	4	201-300002-010	WASHER-FLAT # 10			
35						
36	4	201-300014-009	WASHER SPLIT-LOCK # 10			
37	3	201-200018-003	NUT-HEX 6-32			
38	4	201-200017-003	NUT- HEX 8-32			
39	4	201-200016-005	NUT- HEX 10-32			
40	3	201-300014-007	WASHER SLIT-LOCK # 6			
41		134-100115	WIRING DIAGRAM			
42		134-100116	WIRING DIAGRAM			

S.E.L. Form 365-2A

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY		CODE IDENT	SHEET	6 OF	SHETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
43		005004003002001	134-100117	WIRING DIAGRAM		
44	7	7 13 5 15	201-200017-002	NUT, HEX SELF-LOCK 6-32		
45	1	1 1 1 1	118-100018-001	MOUNTING KIT (HDW)		
46			134-100261-000	WIRING DIAGRAM		

S.E.L. Form 365-2A

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM107-015939	H
ITEM NOMENCLATURE: POWER SUPPLY CHASSIS ASSY		CODE IDENT	SHEET	7 OF	SHETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
43		REF 134-100117	WIRING DIAGRAM			
44	5	7 201-200017-002	NUT, HEX SELF-LOCK 6-32			
45	1	REF 118-100018-001	MOUNTING KIT (HDW)			
46	REF	134-100261-000	WIRING DIAGRAM			


S.E.L. Form 365-2A

LIST of MATERIAL				Systems Engineering Laboratories Fort Lauderdale, Florida 33310				20886	LM 141-100312	-																															
PREP	E. PEREZ-CUBAS	DATE	8-3-71					CODE IDENT	SHEET 1 OF 2 SHEETS	REV																															
CHK								ITEM NOMENCLATURE:																																	
ENGR	<i>C.M. Denner</i>	8/10/71						CARD LOCATION & COMPLEMENT LIST																																	
APPD	<i>C.M. Denner</i>	8/10/71	USED ON: 55 4102 (704004)					SYNC MODEM																																	
LTR	REVISION DESCRIPTION			DATE	APPD	LTR	REVISION DESCRIPTION			DATE	APPD																														
RECORD OF REVISION STATUS OF EACH SHEET																																									
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42

NOTES

1. FOR CURRENT MODE OPTION (-200)
REPLACE THIS CABLE ASSY WITH
144-100295.001

SIZE	D 141-100312	REV.	-
REV.	DESCRIPTION	DATE	APPD

LEGEND

- (C) CONNECTOR - 104 PIN "AMP" CONNECTOR OCCUPYING CARD POSITION
- (C/S) CONNECTOR - 50 PIN "AMP" CONNECTOR OCCUPYING CARD POSITION
- (N/C) NO CARD - "ELCO" CONNECTOR PRESENT AS SPARE FOR FUTURE CARD EXPANSION
- (U) UN-OCCUPIED, NO CARD OR "ELCO" CONNECTOR PRESENT
- (S) SETBACK - CARD & CONNECTOR REMOVED FOR CLEARANCE OF FRONT PANEL COMPONENTS

TRAY LOGIC & OR WIRING DIAGRAM LISTING CHART	
15	130-100659-000
No. SHEETS	DRAWING NUMBER


APPLICABLE DOCUMENT
LM 141-100312

Systems Engineering Laboratories	
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310	
DR RLW	5/12/71
CHK	
ENGR C'mm	8/2/71
PROJ	8/2/71
APPD	
CODE IDENT NO	SIZE
554102(704004)	D 141-100312
	REV.

S.E.L. Form 365-1

S.E.L. Form 365-2A

S.E.L. Form 365-2A



FROM	TO	COLOR	AWG	REMARKS	FROM	TO	COLOR	AWG	REMARKS	FROM	TO	COLOR	AWG	REMARKS	FROM	TO	COLOR	AWG	REMARKS
P1/P2-101	A29-1	WHT	26	TWIST	P1/P2-304	A29-23	WHT	26	TWIST	P1/P2-511	A30-25	WHT	26	TWIST	P3/P4-102	A28-26	WHT	26	TWIST
201	2	BLK			404	24	BLK			611	26	BLK			202	25	BLK		
102	3	WHT			305	25	WHT			512	27	WHT			103	28	WHT		
202	4	BLK			405	26	BLK			612	28	BLK			203	27	BLK		
103	5	WHT			308	27	WHT			513	29	WHT			104	32	WHT		
203	6	BLK			408	28	BLK			613	A30-30	BLK			204	31	BLK		
104	7	WHT			307	29	WHT			701	A29-33	WHT			105	34	WHT		
204	8	BLK			407	30	BLK			801	34	BLK			205	33	BLK		
105	9	WHT			308	31	WHT			702	35	WHT			106	38	WHT		
205	10	BLK			408	A29-32	BLK			802	36	BLK			206	37	BLK		
106	11	WHT			309	A30-11	WHT			703	37	WHT			107	40	WHT		
206	12	BLK			409	12	BLK			803	38	BLK			P3/P4-207	39	BLK		
107	13	WHT			310	13	WHT			704	39	WHT			P5 - 102	1	41	WHT	
207	14	BLK			410	14	BLK			804	40	BLK			P5 - 202	A28-42	BLK		
108	15	WHT			311	15	WHT			705	41	WHT			P3/P4-109	A30-33	WHT		
208	A29-16	BLK			411	16	BLK			805	42	BLK			P3/P4-209	A30-34	BLK		
109	A30-1	WHT			312	17	WHT			706	43	WHT			P5 - 103	A28-43	WHT		
209	2	BLK			412	18	BLK			806	44	BLK			P5 - 203	A28-44	BLK		
110	3	WHT			313	19	WHT			707	45	WHT			P3/P4-301	A30-35	WHT		
210	4	BLK			413	A30-20	BLK			807	46	BLK			401	36	BLK		
111	5	WHT			503	A28-2	WHT			708	47	WHT			302	37	WHT		
211	6	BLK			603	1	BLK			808	A29-48	BLK			402	38	BLK		
112	7	WHT			504	4	WHT			709	A30-31	WHT			303	39	WHT		
212	8	BLK			P1/P2-604	3	BLK			809	A30-32	BLK			403	40	BLK		
113	9	WHT			P5 104	8	WHT			710	A28-14	WHT			304	41	WHT		
213	A30-10	BLK			204	7	BLK			810	13	BLK			404	42	BLK		
301	A29-17	WHT			105	10	WHT			711	16	WHT			305	43	WHT		
401	18	BLK			P5 205	A28-9	BLK			811	15	BLK			P3/P4-405	A30-44	BLK		
302	19	WHT			P1/P2-509	A30-21	WHT			712	20	WHT			P5 - 101	A28-45	WHT		
402	20	BLK			609	22	BLK			P1/P2-812	19	BLK			P5 - 201	A28-46	BLK		
303	21	WHT			510	23	WHT			P3/P4 101	22	WHT			P5 - 106	A27-45	WHT		
P1/P2-403	A29-22	BLK	26	TWIST	P1/P2-610	A30-24	BLK	26	TWIST	P3/P4-201	A28-21	BLK	26	TWIST	P5 - 206	A27-46	BLK	26	TWIST

DASH NO. CHART							
DASH NO.	CABLE LENGTH (IN.)						
	A	B	C	D	E	F	G
-001	26.00	29.00	29.00	50.00	32.00	34.00	
-002	50.00	52.00	53.00	54.00	56.00	58.00	
-003	74.00	76.00	77.00	78.00	80.00	82.00	
-004	98.00	100.00	101.00	102.00	104.00	106.00	
-005	26.00	26.00	<	26.00	<	26.00	
-006	50.00	50.00	<	50.00	<	50.00	
-007	74.00	74.00	<	74.00	<	74.00	
-008	78.00	78.00	<	78.00	<	78.00	

APPLICABLE DOCUMENT
LM 144-100210

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			Systems Engineering Laboratories Fort Lauderdale, Florida		
BASIC DIMENSION	DECIMAL PLACES .XX	RENE GONZALEZ	DRAWN DATE 7-3-70		
UNDER 12	$\pm .02$	CHECKED <i>RH</i>	9/17/70	CABLE ASSEMBLY	
12 TO 24	$\pm .03$	ENGR <i>Habon</i>	9/17/70	I/O & RTC	
OVER 24	$\pm .06$	PROJ ENGR <i>Gonzalez RH</i>	9/17/70	SYNC DATA MODEM INTFC	
ANGLES $\pm 0^\circ 30'$					
MATERIAL:			APPROVED <i>Gonzalez RH 9/17/70</i>	SIZE	CODE IDENT NO.
2926	FINISH:		APPROVED <i>Gonzalez RH 9/17/70</i>	DWG NO.	144-100210
SEARCHED ON			SCALE	SHEET	1 OF 1

8

7


3

2

ERN 174-1
DATE 8-4-71 REV - 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.



FROM	TO	COLOR	ANG	REMARKS
P7-101	24B-E3	WHITE	26	TWISTED PAIR
4-201	4-E4	BLACK		
-102	-E5	WHITE		
-202	-E6	BLACK		
-103	-E7	WHITE		
-203	-E8	BLACK		
-104	-E9	WHITE		
-204	24B-E10	BLACK		
-105	25B-E12	WHITE		
-205	-E11	BLACK		
-106	-E1	WHITE		
-206	-E2	BLACK		
-107	-E4	WHITE		
-207	-E3	BLACK		
-108	-E6	WHITE		
-208	-E5	BLACK		
-109	-E8	WHITE		
-209	-E7	BLACK		
-110	-E10	WHITE		
-210	-E9	BLACK		
↓-111	↓-E2	WHITE	26	TWISTED PAIR
P7-211	25B-E1	BLACK		


APPLICABLE DOCUMENT
LM 144-100293

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
DRAWN E. PEREZ-CUBAS 5-25-71 CHECKED		CABLE ASSEMBLY STANDARD AUTO-DIAL	
BASIC DIMENSION XX	DECIMAL PLACES XXX	DATE 5-25-71	
UNDER 12	± .02	± .005	
12 TO 24	± .03	± .010	8/3/71
OVER 24	± .05	± .015	8/3/71
ANGLES ± 0° 30'			
MATERIAL:		PRO ENGR CMB (Signature)	PRO ENGR CMB (Signature)
554102	704004	APPROVED	APPROVED
PROJECT	SPC & SYS.	FINISH:	APPLICATION
D 20886		DWG NO. 144-100293	
SCALE	REV LTR	SHEET	1 OF 1

LIST of MATERIAL			Systems Engineering Laboratories Fort Lauderdale, Florida 33310						20886	LM 144-100294	-																														
PREP	E.PEREZ-CUBAS	DATE 6-9-71							CODE IDENT	SHEET 1 OF 2 SHEETS	REV																														
CHK							ITEM NOMENCLATURE:																																		
ENGR	C.McCance	8/3/71							CABLE ASSEMBLY STANDARD MODEM																																
APPD	USED ON: 554102 (704002)																																								
LTR	REVISION DESCRIPTION			DATE	APPD	LTR	REVISION DESCRIPTION				DATE	APPD																													
RECORD OF REVISION STATUS OF EACH SHEET																																									
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED



FROM	TO	COLOR	AWG	REMARKS
PG-101	25A-E2	WHITE	26	TWIST
6-201	4-E1	BLACK		
1-102	4-E4	WHITE		
2-102	4-E3	BLACK		
103	4-E6	WHITE		
203	25A-E5	BLACK		
104	24A-E11	WHITE		
204	4-E12	BLACK		
105	4-E13	WHITE		
205	4-E14	BLACK		
106	4-E15	WHITE		
206	4-E16	BLACK		
107	4-E1	WHITE		
207	4-E2	BLACK		
108	4-E3	WHITE		
208	4-E4	BLACK		
109	4-E5	WHITE		
209	4-E6	BLACK		
110	4-E7	WHITE		
210	4-E8	BLACK		
111	4-E9	WHITE		TWIST
PG-211	24A-E10	BLACK	26	

APPLICABLE DOCUMENT
LM 144-100294

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		TOLERANCES ON		Systems Engineering Laboratories	
BASIC DIMENSION	DECIMAL PLACES	XX	XXX	Fort Lauderdale, Florida	
E. PEREZ-CUBAS	CHECKED	5-26-71		CABLE ASSEMBLY STANDARD MODEM	
UNDER 12	± .02	± .005			
12 TO 24	± .03	± .010	ENGR		
OVER 24	± .06	± .015	PROJ ENGR		
ANGLES ± 0° 30'				8/3/71	
MATERIALS:		APPROVED		8/3/71	
PROJECT: SPQS-L-SYS.		FINISH:		APPROVED	
APPLICATION					
SIZE	CODE IDENT NO.	DWG NO.	144-100294		
D	20886				
SCALE	REV LTR	SHEET	10/1		

ERN 174-1 DATE 8-4-71 REV-

LIST of MATERIAL			Systems Engineering Laboratories Fort Lauderdale, Florida 33310																																						
PREP E. PEREZ-CUBAS	DATE 6-9-71		20886	LM 144-100295	-																																				
CHK			CODE IDENT	SHEET 1 OF 2 SHEETS	REV																																				
ENGR <i>(initials)</i>	8/3/71		ITEM NOMENCLATURE: CABLE ASSEMBLY OPTIONAL MODEM																																						
APPD			USED ON: 554102 (704004)																																						
LTR	REVISION DESCRIPTION		DATE	APPD	ltr	REVISION DESCRIPTION	DATE	APPD																																	
RECORD OF REVISION STATUS OF EACH SHEET																																									
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42

S.E.L. Form 365-1A

LM
144-100295

LIST of MATERIAL Systems Engineering Laboratories 20886 LM 144-100295 -

ITEM NOMENCLATURE: CABLE ASS'Y OPTIONAL MODEM CODE IDENT SHEET 2 OF 2 SHEETS REV

ITEM NO.	QTY REQD PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1		1	110-100410-004	50PIN MOUNTING PLATE	
2		1		FIXED JACK SCREW MALE	
3		1		FIXED JACK SCREW FEMALE	
4		4		SCREW	
5		48		COAX	RG 195/U
6		AR 258-000940-001		WIRE #26AWG BLK.STRANDED	
7		1	YOC120	FERRULES BURNDY	
8		1	YOC109	FERRULES BURNDY	
9		1	110-083278-003	CABLE DRIVER	
10		1	110-100069-002	CABLE TERMINATOR	
11		4	223-300008-002	MOUSE TAIL	
RELATED ITEM					
12		1	I2 POSITION BURNDY	MD12 MXR-8T	
COAX CONN. KIT INCLUDES					
ITEMS 2 THRU 4					
LM 144-100295					

S.E.L. Form 365-2A

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED




FIGURE 3

	FROM PG	TO	WIRE TYPE
C	CENTER CONDUCTOR	24A3	RG 195/U
	OUTER CONDUCTOR	24A4	
D	CENTER CONDUCTOR	25A20	
	OUTER CONDUCTOR	25A19	
E	CENTER CONDUCTOR	25A14	
	OUTER CONDUCTOR	25A13	
F	CENTER CONDUCTOR	24A1	
	OUTER CONDUCTOR	24A9	
J	CENTER CONDUCTOR	24A11	
	OUTER CONDUCTOR	24A12	
K	CENTER CONDUCTOR	24A15	
	OUTER CONDUCTOR	24A16	
L	CENTER CONDUCTOR	24A13	
	OUTER CONDUCTOR	24A14	
M	CENTER CONDUCTOR	24A5	
	OUTER CONDUCTOR	25A2	RG 195/U

APPLICABLE DOCUMENT
LM 144-50295

NOTES:
1) CUT B WIRES 6 FEET LONG.
2) STRIP & CRIMP BURNDY COAX
CONNECTORS AS PER BURNDY
INSTRUCTIONS WITH BURNDY
CRIMPER M8ND/N22 RVMT REFERENCE
FIGURE 1 FOR STRIP LENGTH
3) INSERT CONTACT INTO BLOCK
4) STRIP COAX & INSTALL FERRULES
WITH FORWARD DRAIN WIRE EXACTLY
5 FEET FROM CONNECTOR. USE BURNDY
CRIMPER MR8 PVIS SEE FIGURE 2.
5) FOR FURTHER INFORMATION REFER
TO BURNDY ASSY PROCEDURE SD5/447.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	.XXX	DATE 5-28-71
UNDER 12	± .02	± .005	DRAWN E. PEREZ-CUBAS CHECKED
12 TO 24	± .03	± .010	ENGR <i>C. McDaniel</i> PROJ ENGR <i>C. McDaniel</i>
OVER 24	± .06	± .015	8/3/71
ANGLES ± 0° 30'			
MATERIAL:		APPROVED	8/3/71
554102	704004		
PROD	SPG&SVS		
APPLICATION		APPROVED	
SIZE	CODE IDENT NO.	DWG NO.	
D	20886	144-100295	
SCALE	REV LTR	SHEET 1 OF 1	

160-083278 SCHEMATIC AND ASSEMBLY
CABLE DRIVER/TERMINATOR

DESCRIPTION

This circuit card contains 17 discrete component inverting stages designed to drive and terminate twisted pair cables and reduce crosstalk between cables. The cable driver and terminator is used in conjunction with the positive (0+3.6v) micrologic circuits and is capable of driving 100 feet twisted pair cable.

SPECIFICATION

Logic levels:

0 volts = logic ZERO
 $+3.3$ volts = logic ONE

Power requirements:

0 volts - pins 1 and 79
+5 volts - pins 2 and 80

S.E.I. Form 365-1


S.E.L. Form 365-2A

1

1

20

7




- 4. PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001.
- 5. TEST PER SEL 9E052A-1.
- 6. INDICATES TOP SIDE SOLDER (4 QTY 32) NOT REQUIRED WHEN PLATED THRU.


NOTES:

1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$, 1/4W.

SIZE	160-083278	REV.
REV.	DESCRIPTION	DATE APPD
A	GB-465; RELEASED 10-8-68 RKM	6/16/68
B	GB-829; 69-056; ADDED CABLE DESIGNATIONS F-002 FLP 5-2-68 RKM	5/12/69
C	69-113; UPDATED TO LATEST NO. SYSTEM; ADDED NOTES 4,5,6 & TOP SIDE SOLDER SYM; DELETED ITEM #3 RSK 2-19-70	1/20/70
D	REF 71-168, REVISED LM 160-083278 RKM	3/3/71
E	71-299 LM 5-19-71 RKM	5-21-71



APPLICABLE DOCUMENTS:



Systems Engineering Laboratories		
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DR J. MAGINNESS	5-17-68	
CHK RKM	5-24-68	
ENGR <i>M.P.</i>	7-14-68	
PROJ <i>J. Nichols</i>	7-15-68	
APPD <i>Kearny</i>	7/14/68	
NEXT ASSY		
SCHEMATIC & ASSEMBLY CABLE DRIVER/TERMINATOR		
CODE IDENT NO.	SIZE	REV
20886	D	E
160-083278		

160-083289 SCHEMATIC AND ASSEMBLY
OSCILLATOR (Sheet 1 of 2)

DESCRIPTION:

This circuit card contains one quad 2-input NAND/NOR gate circuit, one 50mHz dual JK flip-flop circuit with separate clock inputs, and a 2.6667 mHz crystal controlled oscillator.

The NAND/NOR gate circuit consists of a multiple emitter input AND gate followed by an inverting amplifier with a cascode pull-up network. Each gate functions as a NAND element in positive logic or as a NOR element in negative logic.

The dual JK flip-flop circuit has separate clock input terminals for each flip-flop and separate dc set input terminals.

Information is applied to the J and/or K terminals while the clock is low. This new information is ANDed with the present state of the flip-flop and stored in the depletion region of a diode when the clock goes high. When the clock returns low, the stored information is ANDed with the inverted clock, causing the cross-coupled buffered NAND gates to be set accordingly.

SPECIFICATIONS:

Speed Designed to operate at 20 mHz, propagation delay time typically 18 nsec.

Logic Levels Logic 0 is typically 0.26 volts; logic 1 is typically 3.3 volts at 25°C.

Ratings Voltage

Supply voltage (D° C°)	7.0v Max.
Supply voltage (surge, 1 sec.)	12.0v Max.
Supply voltage (operating)	6.0v Max.
Input voltage	5.5v Max.
Output voltage	5.5 v Max.

160-083289 SCHEMATIC AND ASSEMBLY
OSCILLATOR (Sheet 2 of 2)

Temperature

Operating	0 Min.	+ 75°C Max.
Storage	- 65 Min.	+200°C Max.
Power dissipation (50% duty cycle, V _{cc} = +5v)		MW Max.
		50 Typ.

↓

LIST of MATERIAL			Systems Engineering Laboratories			ERN	DATE	REV																																			
PREP	J.H. MCGOWAN	DATE	1-13-68	CODE IDENT	20886	LM 160-083289	F																																				
CHK	R. McLean	DATE	3-20-68	SHEET 1 OF 4 SHEETS																																							
ENGR	R. BALOGH	DATE	4-16-68	ITEM NOMENCLATURE:																																							
APPD	C. KLINGER	DATE	4-16-68	SCHEMATIC & ASSEMBLY OSCILLATOR																																							
LTR	REVISION DESCRIPTION		DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD																																			
F	71-1621HRC 3-4-71		RKH	3-5-71																																							
RECORD OF REVISION STATUS OF EACH SHEET																																											
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42		
160-083289																																											

↑


S.E.L. Form 365-1A

↓

LIST of MATERIAL			Systems Engineering Laboratories			ERN	DATE	REV		
ITEM NOMENCLATURE: SCHEMATIC & ASSEMBLY OSCILLATOR										
ITEM NO.	QTY REQ'D PER DASH NO.		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS				
1	1	1	1	164-003289-001	PRINTED WIRING BOARD	FOR REV SEE 149-353-07-000				
2	REF	REF	REF	REF	168-083289-001	DRILLING DWG				
3	REF	REF	REF	REF	172-016322-001	DIMENSIONAL DWG				
4	4	4	4	4	110-010369-001	UNIPAD				
5	1	1	1	1	223-300008-006	STRAP, RUBBER				
6										
7										
8										
9										
10										
11										
12										
13										
14										
15										
16										
17	1	1	1	1	254-100980-015	CAP 15-60 PF 500V CER	C1			
18	1	1	1	1	254-100500-019	CAP 47PF ±10% 1000V CER	C2			
19	1	1	1	1	254-100500-012	CAP 22PF ±10% 1000V CER	C3			
20	2	2	2	2	254-100500-027	CAP 100PF ±10% 1000V CER	C4,6			
21	1	1	1	1	254-100550-001	CAP .005UF ±60-40% 150V CER	C5			

↑


S.E.L. Form 365-2A



LIST of MATERIAL					Systems Engineering Laboratories		20886	LM 160-083289	F
ITEM NOMENCLATURE: SCHEMATIC & ASSEMBLY OSCILLATOR					CODE IDENT		SHEET 3 OF 4 SHEETS		REV
ITEM NO.	QTY REQ'D PER DASH NO.				PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	REMARKS
	005	004	003	002	001				
22	6	2	2	2	2	254-100700-002	CAP. IUF+80-20% 10V CER	C7, 8	
23	2	2	2	2	2	254-100870-013	CAP IUF \pm 20% 25V CER	C9, 10	
24	1	1	1	1	1	252-115022-201	INTEGRATED CIRCUIT	IC1	
25	1	1	1	1	1	252-115412-301	INTEGRATED CIRCUIT	IC2	
26	1	1	1	1	1	250-123947-001	TRANSISTOR	Q1	
27	1	1	1	1	1	250-123251-001	TRANSISTOR	Q2	
28	2	2	2	2	2	250-122369-002	TRANSISTOR	Q3, 4	
29	1	1	1	1	1	253-100010-133	RES 330 Ω \pm 5% 1/4W CMPSN	R1	
30	1	1	1	1	1	253-100010-139	RES 560 Ω \pm 5% 1/4W CMPSN	R2	
31	1	1	1	1	1	253-100010-101	RES 15K \pm 5% 1/4W CMPSN	R3	
32	1	1	1	1	1	253-100010-063	RES 390 Ω \pm 5% 1/4W CMPSN	R4	
33	1	1	1	1	1	253-100010-033	RES 22 Ω \pm 5% 1/4W CMPSN	R5	
34	1	1	1	1	1	253-100010-021	RES 6.8K \pm 5% 1/4W CMPSN	R6	
35	2	3	2	2	2	253-100010-065	RES 470 Ω \pm 5% 1/4W CMPSN	R7, 9	
36	1	1	1	1	1	253-100010-069	RES 680 Ω \pm 5% 1/4W CMPSN	R8	
37	1	1	1	1	1	253-100010-061	RES 330 Ω \pm 5% 1/4W CMPSN	R10	
38	1	1	1	1	1	253-100010-055	RES 180 Ω \pm 5% 1/4W CMPSN	R11	
39	1	1	1	1	1	253-100010-077	RES 1.5K \pm 5% 1/4W CMPSN	R12	
40	-	-	-	1	1	262-100001-001	CRYSTAL 2.6667 MHZ	Y1	
41	-	-	-	1	-	254-100500-027	CAP 100PF \pm 10% 1000V CER	C2	
42	-	-	1	-	-	260-100001-004	CRYSTAL 10 MHZ	Y1	

280

ven. side *odd side*



- JUMPERS
- COMPONENTS
- located on odd
- I.E.

REFER TO LOCATION
ON LOGIC DIAGRAM
AND TIMING PRINTS

ity
IMPERED
- ODD
RITY

34 *

.7 *

SECOND
WORD

47 *

FIRST
YNC
WORD

37 *

OR THE PROPER SYNC
CODE. THE JUMPERS
ARE TIED TO A HIGH
FROM THE RECEIVE
GISTER

160-100026	GENERAL REGISTER EVEN
<u>DESCRIPTION</u>	
This module contains a 16-bit register. Each stage has a steering input and a dc set input. The common clock and common reset circuits are split in half and connected to eight stages each.	
<u>SPECIFICATIONS</u>	
Input Power Requirements:	
Voltage Tolerance:	±10%
Voltage, Nominal:	+5V
Current, Maximum:	435mA
Current, Typical:	248mA

888600 pj

S.E.L. Form 365-1

LIST of MATERIAL			Systems Engineering Laboratories			20886	LM 160-100026	E
ITEM NOMENCLATURE: GENERAL REGISTER EVEN						CODE IDENT	SHEET 2 OF SHEETS	REV
ITEM NO.	QTY REQD PER DASH NO.	PART OR IDENTIFYING NO.	DRAWING OR SPECIFICATION NO.	NOMENCLATURE OR DESCRIPTION		REF DES	REMARKS	
1	1 1 1	164-100026-001		PRINTED CIRCUIT			FOR REV SEE 149-100001-000	
2	REF REF REF	172-016322-001		DIMENSIONAL DWG				
3	REF REF REF	168-100026-001		DRILLING DWG				
4								
5	2 1 2	110 010369-001		UNIPAD				
6								
7								
8	2 2	254-100700-002		CAP. 110P ±80-20% 10V CER		C1 C2		
9	4 4	252-115022-301		INTEGRATED CIRCUIT		IC1 IC2 IC7 IC8		
10	8 8	252-115413-201		INTEGRATED CIRCUIT		IC3- IC6 IC9- IC12		
11	2 2	250-122369-002		TRANSISTOR		Q1 Q2		
12	2 2	253-100010-071		RES. 820Ω ±5% 1/4W CMPSN		R1 R5		
13	2 2	253-100010-053		RES. 150Ω ±5% 1/4W CMPSN		R2 R6		
14	1 1 1	253-100010-077		RES. 1.5K ±5% 1/4W CMPSN		R3		
15	1 1 1	253-100010-055		RES. 180Ω ±5% 1/4W CMPSN		R4		
16	2 2	252-115022-301		INTEGRATED CIRCUIT		IC1 IC2		
17	4 4	252-115413-201		INTEGRATED CIRCUIT		IC3- IC6		
18	1 1	250-122369-002		TRANSISTOR		Q1		

S.E.L. Form 365-2

S.E.L. Form 365-3


8

7

6

3

2



NOTES:
 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 2. PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001.

3.

4. TEST PER SEL 95092A-1
 5. INDICATES TOP SOLDER
 (QTY 65 FOR CO1, 35 FOR CO2, 76 FOR CO3) NOT REQD WHEN PLATED THRU

SIZE	160-100026	REV.	E
REV.	DESCRIPTION	DATE	APPD
A	R1 & R5 WERE 1K; R2 & R6 WERE 120Ω. RKM 10-14-68 UC w/p	11/16/69	APPD
B	UPDATED TO LATEST STANDARDS BJC 11/6/69 RKM	11/16/69	APPD
C	ECO 70-511 N.L.A 6-1-70 RKM	6/1/70	APPD
D	70-1009 M.P.9-17-70 RKM	9/1/70	APPD
E	71-001 WKS 3-10-71 RKM	3-10-71	APPD

160-100026
11/16/69



REVISION LEVEL OF SHEETS						
SH 1	SH 2	SH 3	SH 4	SH 5	SH 6	SH 7
E	E	E				

APPLICABLE DOCUMENTS:
LIST OF MATERIAL-LM 160-100026

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories		
DR	RKM 9-18-68	6901 West Sunrise Blvd, Fort Lauderdale, Florida 33310
CHK	9-24-68	
ENGR	W.R. Fox 11-12-69	SCHEMATIC & ASSEMBLY
PROJECT	11-12-69	GENERAL REGISTER EVEN
APPD	E 3316J 11-12-69	CODE IDENT NO. SIZE 20886 D 160-100026 E
NEXT ASSY	141-1001B1-001	

NOTES:
1. SEE SHEET 1

SIZE	D	160-100026	REV.	E
REV.		DESCRIPTION	DATE	APPD
A	THRU	SEE SHEET 1		
E		71-001 WKS 3-10-71 RKM	3-10-71	RKM




ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRC.WILLIAMS	4-23-68	
CHK GSW	9-24-68	
ENGR WR FAX	11-12-69	
PROJ. WILLIAMS	11-12-69	
APPD CMW	11-12-69	
NEXT ASSY		
CODE IDENT NO.	20886	SIZE D
REV.	160-100026	E

8 7 6 1 3 2 4 1

NOTES
1. SEE SHEET 1

SIZE	D	160-100026	REV.	E
REV.			DESCRIPTION	
A	SEE SHEET 1		DATE	
THRU	C		APPROV.	
E 71-001 WKS 3-10-71 RKM 3-10-71 RKR				



A A



ITEM DWG. OR PART NO. DESCRIPTION

Systems Engineering Laboratories
8901 West Sunrise Blvd., Fort Lauderdale, Florida 33310

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. THIS DOCUMENT IS CONFIDENTIAL AND IS THE PROPERTY OF THE RECIPIENT. THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

DR.C.WILLIAMS	4-23-68	SCHEMATIC & ASSEMBLY
CHK.GRW	9-24-68	GENERAL REGISTER
ENGR.MR.Fox	11-12-69	EVEN
PROJ.E.Williams	11-12-69	
APP.E.Williams	11-12-69	
NEXT ASSY		CODE IDENT NO. 20886
		SIZE D
		REV. E

160-100069 SCHEMATIC AND ASSEMBLY CABLE
TERMINATOR



A

1 SHEET 1

160-100078 SECOND TTL QUAD TWO INPUT
"NAND"

DESCRIPTION

Each gate functions as a NAND element in positive logic (as a NOR element in negative logic).

SPECIFICATIONS

Speed: Typical propagation delay:

10 nsec (160-100078-005 - 160-100078-008
6 nsec (160-100078-001 - 160-100078-004)

Logic swing: typically 0.26 volts to 3.5 volts

Power: Average dissipation per gate

15 mw (160-100078-005 - 160-100078-008
(160-100078-001 - 160-100078-004

888600 pj

S.E.L. Form 365









[M160-1000] 8

LW160-1000/8


SIZE	D 160-100078	REV.
REV.	DESCRIPTION	DATE APPD
A	69-815; UPDATED TO NEW NUMBERING SYSTEM. MS 10-3-69 RKM	10/16/69

NOTES:
 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
 3. FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
 4. THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 80G.
 5. DASH NUMBERS 001-004 ARE SUHL II OR EQUIV.
 (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
 DASH NUMBERS 005-008 ARE SUHL I OR EQUIV.
 (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
 DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +125°C	INDUSTRIAL 0°C TO +75°C
11	001	
6	002	008
9		003
5		004
15	005	
7	006	
12		007

APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-100078

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	I-10-69	LOGIC & ASSEMBLY
CHK RKM	I-13-69	SECOND TTL QUAD
ENGR [Signature]	I-15-69	TWO INPUT "NAND"
PROJ [Signature]	I-16-69	
APPD [Signature]	11/16/69	
CODE IDENT NO.	20886	SIZE
	D	160-100078
		REV. A




THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, OR DISSEMINATE THE INFORMATION IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

APPD [Signature] 11/16/69

CODE IDENT NO. 20886 SIZE D 160-100078 REV. A

160-100079 SCHEMATIC AND ASSEMBLY
HIGH-SPEED ONE SHOT

LIST of MATERIAL				Systems Engineering Laboratories				20886	LM 160-100079	D
ITEM NOMENCLATURE: H.S. ONE SHOT								CODE IDENT	SHEET 2 OF SHEETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.				PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			REFERENCE DESIGNATION	REMARKS
1	1	1	1	1	164-100079-001	PRINTED CIRCUIT				FOR REV SEE 149-100001-000
2	REF	REF	REF	REF	172-016322-001	DIMENSIONAL DWG				
3	REF	REF	REF	REF	168-100079-001	DRILLING DWG				
4	4	4	4	2	4	110-010369-001	UNIPAD			
5										
6										
7										
8	X	X	X	X	4	S.A.T.	CAP	C1-C4	NOTE 4	
9	4	4	4	4	4	254-100700-002	CAP. $1\mu F \pm 20\%$ 10V CERAMIC	C5-C8		
10	8	8	8	X	8	251-114009-001	DIODE IN4009	CR1-CR8		
11	2	2	2	X	2	252-115412-301	INTEGRATED CIRCUIT	IC1, IC4		
12	2	2	2	X	2	252-115022-201	INTEGRATED CIRCUIT	IC2, IC5		
13	2	2	2	X	2	252-115008-201	INTEGRATED CIRCUIT	IC3, IC6		
14	4	4	4	X	4	250-123251-001	TRANSISTOR 2N3251	Q1-Q4		
15	1	1	1	1	1	253-100010-055	RES. 180Ω ± 5% 1/4W COMP	R1		
16	1	1	1	1	1	253-100010-077	RES. 1.5K ± 5% 1/4W COMP	R2		
17	4	4	4	X	4	253-100010-063	RES. 390Ω ± 5% 1/4W COMP	R3, 6, 9, 12		
18	4	4	4	X	4	253-100510-008	POT. 2K ± 10% 1/2W WW	R4, 7, 10, 13		
19	4	4	4	X	4	253-100010-097	RES. 10K ± 5% 1/4W COMP	R5, 8, 11, 14		
20	X	X	X	X	2	S.A.T.	CAP.	C1,2	NOTE 4	
21	X	X	X	X	4	251-114009-001	DIODE IN4009	CR1 - CR4		



LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 160-100079	D
ITEM NOMENCLATURE: H.S. ONE SHOT			CODE IDENT	SHEET 4 OF SHEETS	REV		
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS		
1		1 164-100079-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000		
2		REF 172-016322-001	DIMENSIONAL DWG				
3		REF 168-100079-001	DRILLING DWG				
4	4	110-010369-001	UNIPAD				
5							
6							
7							
8		X S.A.T.	CAP	C1-C4	NOTE 4		
9	4	254-100700-002	CAP .1UF ±80-20% 10V CER	C5-C8			
10	8	251-114009-001	DIODE IN4009	CR1-CR8			
11	2	252-115412-301	INTEGRATED CIRCUIT	IC1, IC4			
12	2	252-115022-201	INTEGRATED CIRCUIT	IC2, IC5			
13	2	252-115008-201	INTEGRATED CIRCUIT	IC3, IC6			
14	4	250-123251-001	TRANSISTOR 2N3251	Q1-Q4			
15	1	253-100010-055	RES 180Ω ±5% 1/4W COMP	R1			
16	1	253-100010-077	RES 1.5K ±5% 1/4W COMP	R2			
17	4	253-100010-063	RES 390Ω ±5% 1/4W COMP	R3, R6, R9, R12			
18	4	253-100510-008	POT 2K ±10% 1/2W WW	R4, R7, R10, R13			
19	4	253-100010-097	RES 10K ±5% 1/4W COMP	R5, R8, R11, R14			
20		X S.A.T.	CAP	C1, C2	NOTE 4		
21		X 251-114009-001	DIODE IN4009	CR1-CR4			

S.E.L. Form 365-2A

LIST of MATERIAL			Systems Engineering Laboratories		20886	LM 160-100079	C
ITEM NOMENCLATURE: H.S. ONE SHOT			CODE IDENT	SHEET 5 OF 5 SHEETS	REV		
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS		
22		X 252-115412-301	INTEGRATED CIRCUIT	IC1			
23		X 252-115022-201	INTEGRATED CIRCUIT	IC2			
24		X 252-115008-301	INTEGRATED CIRCUIT	IC3			
25		X 250-123251-001	TRANSISTOR 2N3251	Q1, Q2			
26		X 253-100010-063	RES 390Ω ±5% 1/4W COMP	R3, R6			
27		X 253-100510-008	POT 2K ±10% 1/2W WW	R4, R7			
28		X 253-100010-097	RES 10K ±5% 1/4W COMP	R5, R8			
29	4	253-100010-042	RES 51Ω ±5% 1/4W COMP	R15-R18			
30	1	254-100300-041	CAP 10UF ±10% 20V CER	C1			
31	1	254-100900-001	CAP .01UF ±10% 50V CER	C2			
32		X 254-100300-029	CAP 1.0UF ±10% 20V CER	C3			
33	1	254-100900-003	CAP .033UF ±10% 50V CER	C4			
34		X 254-100650-003	CAP .0033UF ±5% 50V CER	C1			
35		X 254-100300-029	CAP 1.0UF ±10% 20V CER	C2			
36		X 254-100300-023	CAP .33UF ±10% 20V CER	C3			
37		X 254-100620-001	CAP .001UF ±5% 100V CER	C4			
38		X 254-100410-025	CAP .47UF ±20% 10V PLZD	C2			
39	1	254-100440-017	CAP .1UF ±20% 35V PLZD	C3			

S.E.L. Form 365-2A

160-100222 BIPOLEAR RECEIVER

DESCRIPTION

This circuit card consists of nine identical receiving circuits. Each circuit is capable of accepting a plus or minus (+) input voltage. Application of a positive input voltage turns transistor 1Q1 on and provides a zero (0) volt output. Application of a negative input voltage turns transistor 1Q1 off and provides a plus (+v) output.

SPECIFICATION

LOGIC LEVELS

0 volts = Logic ZERO

+5 volts = Logic ONE

POWER REQUIREMENTS

+5 volts Pins 2 and 80

Ground Pins 1 and 70

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.


7

3


2

ERN 120-2
DATE 10-7-70 REV - 1


REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED



79



NOTES:
1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
2. FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL
SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS
THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.



UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
TOLERANCES ON

BASIC DIMENSION	DECIMAL PLACES	XX	XXX
UNDER 12	± .02	± .005	
12 TO 24	± .03	± .010	
OVER 24	± .06	± .015	

ANGLES ± 0° 30'

DRAWN BY B.J. CAMPBELL DATE 5-6-70

CHECKED BY J. Serrano DATE 5-13-70

ENGR. BY J. Serrano DATE 5-13-70

PROJ. ENGR. BY J. Serrano DATE 5-13-70

APPROVED BY J. Serrano DATE 5-13-70

FINISH APPROVED BY J. Serrano DATE 5-13-70

Systems Engineering Laboratories

Fort Lauderdale, Florida

BI-POLAR RECEIVER
ASSEMBLY

MATERIAL	CODE IDENT NO.	DWG NO.
NEXT ASSY	20886	160-100222
USED ON		
APPLICATION		

SCALE 2:1 SHEET 1

160-100223 BIPOLEAR DRIVER	
----------------------------	--

DESCRIPTION

This circuit card contains seven Bi-Polar Driver assemblies. When a positive potential is applied to pin 3, transistor 1Q1 is turned on. This causes the potential at the base of 1Q2 to become more negative and turn the PNP device on. Pin 6 now reflects a positive 6.3 volt potential. When a negative potential is applied to pin 3, transistor 1Q1 is turned off. This turns transistor 1Q2 off and also causes the potential at the base of 1Q3 to become more positive and turn the NPN device on. Pin 6 now reflects a negative 6.3 volt potential.

ERN 123-2 DATE 10-7-70 REV -


LIST of MATERIAL		Systems Engineering Laboratories Fort Lauderdale, Florida 33310		20886	LM160-100223	A																																					
PREP	ARH	DATE		CODE IDENT	SHEET 1 OF 2 SHEETS	REV																																					
CHK	M. Fazzino	5-5-70		ITEM NOMENCLATURE:																																							
ENGR	DR	10/27/70		BI-POLAR DRIVER																																							
APPD	D. Deacon	10/27/70	USED ON:																																								
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD																																				
A	71-097 X. Drawings 217-71 PKC	2-23-71	BB																																								
RECORD OF REVISION STATUS OF EACH SHEET																																											
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42		
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
S.E.L. Form 365-1A																																											

LM160-100223


LIST of MATERIAL		Systems Engineering Laboratories		20886	LM160-100223	A
ITEM NOMENCLATURE: BI-POLAR DRIVER				CODE IDENT	SHEET 2 OF SHEETS	REV
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1		1 168-100223-001	DRILLING DRAWING		FOR REV SEE 149-100001-000	
2		REF 164-100223-000	ART WORK			
3		REF 172-016322-000	DIMENSIONAL DRAWING			
4		21 110-010369-001	UNIPAD			
5						
6						
7						
8						
9						
10						
11						
12						
13						
14	4	254-100870-013	CAP 1 UF $\pm 20\%$ 25V CER	C1-C4		
15	7	253-100010-089	RES 4.7K $\pm 5\%$ 1/4W, CMPSN	IR6-7R6		
16	14	253-100010-065	RES 470 Ω $\pm 5\%$, 1/4W, CMPSN	IR1-7R1, IR7-7R7		
17	7	253-100010-047	RES 82 Ω $\pm 5\%$, 1/4W, CMPSN	IR2-7R2		
18	7	253-100010-063	RES 390 Ω $\pm 5\%$, 1/4W, CMPSN	IR3-7R3		
19	14	253-100010-037	RES 33 Ω $\pm 5\%$, 1/4W, CMPSN	IR4-7R4, IR5-7R5		
20	14	250-123947-001	TRANSISTORS 2N3947	IQ1-7Q1, IQ3-7Q3		
21	7	250-123251-001	TRANSISTORS 2N3251	IQ2-7Q2		

REVIEWS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
A	71-097	Rev. 2174 KC	2-23-71 RCS

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.




79



APPLICABLE DOCUMENTS:
LIST OF MATERIAL L1A1G-2-5 1023

NOTES: 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
2. FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-10000B-000 FOR CERTAIN CHANGES IN PROCESSES & CONTROL THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED
3. SOLDERING AND ASSEMBLY PRACTICES IN ACCORDANCE WITH MFG STD 313-000002-000.



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES	DRAWN	DATE
XX	XXX	Maria Sam J. Suppo	5-6-70
UNDER 12	$\pm .02$	CHECKED	5-22-70
12 TO 24	$\pm .03$	ENG:	5-22-70
OVER 24	$\pm .04$	PROJ:	5-22-70
ANGLES $\pm 0^\circ 30'$		APPROVED	5-22-70
MATERIAL:		APPROVED	5-22-70
NEXT ASSY	USED ON	APPROVED	5-22-70
APPLICATION		APPROVED	
SCALE 2/1 NONE		SIZE CODE IDENT NO. DWG NO.	
D 20886		160-100223	
		SHEET 1 OF 1	

BI-POLAR DRIVER
ASSY

160-100306 PRINTED WIRING BOARD
Bi-POLAR RECEIVER ASSEMBLY

DESCRIPTION

The Bi-Polar Receiver card contains nine identical circuits. The Bi-Polar circuit will accept both positive and negative going inputs and reflects a positive or ground potential at the output. A positive voltage applied to E1 turns transistor 1 Q1 on and drives pin 8 to ground. A negative voltage applied to E1 turns 1 Q1 off and places pin 8 to a positive potential. IC1 and IC5 form a noise discriminator circuit. With a negative input at E1, IC1 clamps the base of IQ1 at ground potential, IC5 has two purposes, to react to positive noise spikes and as a time constant in turning 1 Q1 on.

Circuit Operating Specifications:

<u>INPUT</u>	<u>OUTPUT</u>
+3v to 25v	Ground
0v to -25v	+ Voltage

LIST of MATERIAL			Systems Engineering Laboratories Fort Lauderdale, Florida 33310																																						
PREP	E. Lanson	DATE	3-10-71	20886 LM 160-100306 -																																					
CHK	R. Medley	DATE	3-12-71	CODE IDENT	SHEET 1 OF 2 SHEETS REV																																				
ENGR	J. S. [Signature]	DATE	8/3/71	ITEM NOMENCLATURE: PRINTED WIRING BOARD BI-POLAR RECEIVER ASSEMBLY																																					
APPD	USED ON: 306-701630																																								
LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD																																		
RECORD OF REVISION STATUS OF EACH SHEET																																									
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				

S.E.L. Form 365-1A

LIST of MATERIAL			Systems Engineering Laboratories		
ITEM NOMENCLATURE: PWB BI-POLAR RECEIVER ASSY.			20886 LM 160-100306 -		
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS
1		1 168-100306-001	PRINTED WIRING BOARD		FOR REV SEE 149-100001-000
2		REF 164-100306-000	PWB ARTWORK		
3		REF 172-016322-001	PWB DIMENSIONAL		
4	9	110-010369-001	UNIPAD		
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15	2	254-100700-002	CAP .1 UF+80-20% 10V CER	C1,2	
16	2	254-100410-041	CAP 10UF±20% 10V PLZD	C3,4	
17	9	S.A.T.	CAP	IC5-9C5	
18	9	251-114009-001	DIODE IN4009	ICR1-9CR1	
19	9	250-122369-002	TRANSISTOR 2N2369A	IQ1-9Q1	
20	9	253-100010-089	RES 4.7K±5% 1/4W CMPSN	IR1-9R1	
21	9	253-100010-069	RES 680Ω±5% 1/4W CMPSN	IR2-9R2	

S.E.L. Form 365-2A

7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

THIS DATA (OR WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED



7

3

2


ERN 114-6
DATE 8-23-71 REV - 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED



APPLICABLE DOCUMENTS:
LM 160-100306

4. HOLES INDICATED E1 THRU E18 TO BE FREE OF SOLDER.
 3. SOLDERING AND ASSEMBLY PRACTICES IN ACCORDANCE WITH MFG STD
 313-000002-000.
 2. FOR COMPLETE DOCUMENTATION USE PW ASSY MFG PROCESS CONTROL
 SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES AND COMPONENTS
 THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
 1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 NOTES:



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		
BASIC DIMENSION	DECIMAL PLACES .XX	XXX
UNDER 12	± .02	± .005
12 TO 24	± .03	± .010
OVER 24	± .06	± .015
	ANGLES ± 0° 30'	

PROJEC^{TE} E. Larson
DRAWN R. McMillan
CHECKED R. McMillan
ENG^{INEER} H. Larson
DATE 3-10-71
REV 3-12-71
1/23/71
MATERIALS
APPROVED
FINISH: H
APPLICATION H

Systems Engineering Laboratories Fort Lauderdale, Florida		
PRINTED WIRING BOARD BI-POLAR RECEIVER ASSEMBLY		
SIZE D	CODE IDENT NO. 20886	DWG NO. 160-100306
SCALE NONE	REV LTR	SHEET 1 OF 1

160-900020 SECOND DUAL FOUR INPUT "NAND"

DESCRIPTION

This circuit card consists of six circuits, each containing two 4-input NAND gates. Each gate in these packages functions as a NAND element in positive logic (as a NOR element in negative logic).

SPECIFICATIONS (Element)

Speed: typical propagation delay;

10 nsec (160-900020-005 - 160-900020-008)
6 nsec (160-190021-001 - 160-900020-004)

Power: Average dissipation per gate

15 mw (160-900020-005 - 160-900020-008)
22 mw (160-900020-001 - 160-900020-004)




888600 pjr

SIZE	D	160-900020	REV.
REV.		DESCRIPTION	DATE APPD
A		69-824; UPDATED TO THE LATEST NUMBERING SYSTEM MS 10-7-69 R.K.M	10/6/69 MRC


NOTES:

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
- FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-100008-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 80G.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV.
(50 MEGAHERTZ, 6 NANOSECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 005-008 ARE SUHL I OR EQUIV.
(35 MEGAHERTZ, 12 NANOSECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY	INDUSTRIAL
11	001	-55°C TO +125°C 0°C TO +75°C
6	002	008
9		003
5		004
15	005	
7	006	
12		007

APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900020

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories		
DR ERWOLFE	112-30-68	6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310
CHK R.K.M	1-14-69	LOGIC & ASSEMBLY
ENGR [Signature]	1-15-69	SECOND DUAL FOUR INPUT "NAND"
PROJ [Signature]	1-16-69	
APPD [Signature]	11/14/69	CODE IDENT NO. 20886
		SIZE D
		REV. A



160-900022 SECOND JK FLIP-FLOP "AND"
INPUTS

DESCRIPTION

This circuit card contains six JK flip-flops with two 3-input AND gates in each flip-flop. Refer to A1 TYPICAL on the logic and assembly drawing in regard to the following discussion.

The application of a ONE to IC pins 5, 6, and 7 along with a negative-going clock pulse on IC pin 3, causes the flip-flop to reset. The application of a ONE to IC pins 1, 2, and 14 along with a negative-going clock pulse on IC pin 3, causes the flip-flop to set. IC pins 8, 9, and 13 provide a direct set or reset to the flip-flop. The application of a ZERO to IC pins 8 or 9 resets the flip-flop, causing pin 11 to go High. The application of a ZERO to IC pin 13 sets the flip-flop, causing IC pin 12 to go High.

SPECIFICATIONS (Element)

Speed: Propagation delay times are typically 9 nsec for turn-off and 11 nsec for turn-on.

Logic Swing: Logic ZERO is typically 0.26 volts
Logic ONE is typically 3.2 volts

Power: typically 55 millivolts per flip-flop

I_{in} (mA) each data input:
1.66 (160-900022-003, -004, -007, -008, -011, and -012)

I_{in} (mA) clock input:
1.66 (160-900022-003 and -004)
2.5 (160-900022-007, -008, -011, and -012)

I_{in} (mA) dc set input:
2.8 (160-900022-003 and -004)
1.66 (160-900022-007, -008, -011 and -012)

I_{in} (mA) dc reset input:
1.66 (160-900022-003 and -004)
2.5 (160-900022-007, -008, -011, and -012)

I_{in} (mA) dc reset input:
1.66 (160-900022-003 and -004)
2.5 (160-900022-007, -008, -011 and -012)

I_{out} (mA) each output:
22.5 (160-900022-003 and -011)
20 (160-900022-007)
10 (160-900022-008)
12.5 (160-900022-004 and -012)

LIST of MATERIAL						Systems Engineering Laboratories		20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS								CODE IDENT	SHEET 2 OF 7 SHEETS	REV
ITEM NO.	QTY	REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			REFERENCE DESIGNATION	REMARKS		
NO.	005	004	003	002	001					
1	1	1	1	1	1	164-1000 93-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-00	
2	REF	REF	REF	REF	REF	172-01G323-001	DIMENSIONAL DWG			
3	REF	REF	REF	REF	REF	168-1000 93-001	DRILLING DWG			
4	AR	AR	AR	AR	AR	25B-400001-004	WIRE			
5	AR	AR	AR	AR	AR	265-400001-004	SLEEVING			
6	6	6	6	6	6	110-010369-001	UNIPAD			
7										
8										
9	2	2	2	2	2	254-100700-002	CAP. .11WF	CI,2		
10					X	6	252-115420-001	INTEGRATED CIRCUIT	ICI-G	
11					X	6	252-115420-101		ICI-G	
12				X		6	252-115420-201		ICI-G	
13			X			6	252-115420-301		ICI-G	
14		X				6	252-115405-001		ICI-G	
15							252-115405-101		ICI-G	
16							252-115405-201		ICI-G	
17							252-115405-301		ICI-G	
18							252-115425-001		ICI-G	
19							252-115425-101		ICI-G	
20							252-115425-201		ICI-G	
21							252-115425-301	INTEGRATED CIRCUIT	ICI-G	




SIZE	D 160-900022	REV.
REV.	DESCRIPTION	DATE APPD
A	69-433; ADDED CLAMP CIRCUITS. R8 6-18-69 RKM	7/16/69 HPC
B	69-688; UPDATED TO LATEST REV OF LM NJL 8-29-69 RKM	9/16/69 HPC
C	69-924; UPDATED TO THE LATEST NUMBERING SYSTEM MS 10-7-69 RKM	10/16/69 HPC
D	69-1005; ADDED CLAMP CIRCUIT TO IC3&IC4; R3&R5 WERE 820Ω; R4&R6 WERE 150Ω. BJC 1-26 70 RKM	11/16/69 HPC

NOTES

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE ±5%.
- FOR COMPLETE DOCUMENTATION USE PC ASSY MFG PROCESS CONTROL SPEC 149-10000-B-000 FOR CERTAIN CHANGES IN PROCESSES & COMPONENTS THAT MAY HAVE BEEN REFLECTED TO THE PART DESCRIBED.
- THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 80G.
- DASH NUMBERS 001-004 ARE SUHL II OR EQUIV.
(50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 005-008 ARE SUHL I OR EQUIV.
(35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)


DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY	INDUSTRIAL
-55°C TO +125°C	0°C TO +75°C	
15	001,005,009	
7	002,006,010	
12		003,007,011
6		004,008,012



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900022

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories 6501 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DR ER WOLFE	1-2-69	
CHK RKM	1-14-69	
ENGR [Signature]	1-15-69	
PROJECT [Signature]	1-16-69	
APP [Signature]	1-17-69	
NEXT ASSY 161-100131-001	CODE IDENT NO. 20886	SIZE D 160-900022 REV. D



THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IT IS PROVIDED UNDER CONTRACT. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT, WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

LOGIC & ASSEMBLY
SECOND JK FLIP-FLOP
"AND" INPUTS

LIST of MATERIAL		Systems Engineering Laboratories			20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS		CODE IDENT			SHEET 4 OF 7 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS		
1	1	1 1 1 1 1	164-100093-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF REF REF REF REF	172-01G323-001	DIMENSIONAL DWG				
3	REF REF REF REF REF	168-100093-001	DRILLING DWG				
4	AR AR AR AR AR	258-400001-004	WIRE				
5	AR AR AR AR AR	265-400001-004	SLEEVING				
6	6 6 6 6 6	110-010369-001	UNIPAD				
7							
8							
9	2 2 2 2 2	254-100700-002	CAP. 1uF	C1,2			
10		252-115420-001	INTEGRATED CIRCUIT	IC1-G			
11		252-115420-101		IC1-G			
12		252-115420-201		IC1-G			
13		252-115420-301		IC1-G			
14		252-115405-001		IC1-G			
15		252-115405-101		IC1-G			
16		252-115405-201		IC1-G			
17	G	252-115405-301		IC1-G			
18	G	252-115425-001		IC1-G			
19	G	252-115425-101		IC1-G			
20		252-115425-201		IC1-G			
21	G	252-115425-301	INTEGRATED CIRCUIT	IC1-G			

LIST of MATERIAL		Systems Engineering Laboratories			20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS		CODE IDENT			SHEET 6 OF 7 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS		
1		1 1	164-100093-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF REF	172-01G323-001	DIMENSIONAL DWG				
3	REF REF	168-100093-001	DRILLING DWG				
4	AR AR	258-400001-004	WIRE				
5	AR AR	265-400001-004	SLEEVING				
6	6 G	110-010369-001	UNIPAD				
7							
8							
9	2 2	254-100700-002	CAP. 1uF	C1,2			
10		252-115420-001	INTEGRATED CIRCUIT	IC1-G			
11		252-115420-101		IC1-G			
12		252-115420-201		IC1-G			
13		252-115420-301		IC1-G			
14		252-115405-001		IC1-G			
15		252-115405-101		IC1-G			
16		252-115405-201		IC1-G			
17		252-115405-301		IC1-G			
18		252-115425-001		IC1-G			
19		252-115425-101		IC1-G			
20	G	252-115425-201		IC1-G			
21	G	252-115425-301	INTEGRATED CIRCUIT	IC1-G			

LIST of MATERIAL		Systems Engineering Laboratories			20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS		CODE IDENT			SHEET 5 OF 7 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS		
22	1 1 1 1 1	253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1			
23	1 1 1 1 1	253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2			
24	6 6 6 6 6	250-122369-002	TRANSISTOR	Q1-6			
25	3 3 3 3 3	253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7			
26	3 3 3 3 3	253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8			

LIST of MATERIAL		Systems Engineering Laboratories			20886	LM 160-900022	D
ITEM NOMENCLATURE: SECOND JK FLIP-FLOP "AND" INPUTS		CODE IDENT			SHEET 7 OF 7 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS		
22		1 1	253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1		
23		1 1	253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2		
24		6 6	250-122369-002	TRANSISTOR	Q1-6		
25		3 3	253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7		
26		3 3	253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8		

160-900023 DUAL JK FLIP-FLOP COMMON CLOCK

DESCRIPTION


This circuit card contains six dual flip-flop circuits. The clock input terminal is common to both flip-flops in the package. The circuits also have a common reset terminal. However, all flip-flops have separate SET input terminals.

Refer to HITYPIICAL on the logic schematic in regard to the following discussion. The application of a High to IC pins along with the negative going edge of a clock pulse on IC pin 3 causes the flip-flop to set.

The application of a High to IC pin 1 along with the negative going edge of a clock pulse on IC pin 3 causes the flip-flop to reset. IC pin 14 provides a synchronous (direct) reset or prereset to the flip-flop. The application of a Low to IC pin 14 sets the flip-flop, causing IC pin 13 to go High. The application of a Low to IC pin 5 resets the flip-flop, causing IC pin 12 to go High.

LIST of MATERIAL					Systems Engineering Laboratories		20886	LM 160-900023	L
ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP COMMON CLOCK					CODE IDENT		SHEET 2 OF 3 SHEETS	REV	
ITEM NO.	QTY REQ'D PER DASH NO.				PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	REMARKS
	005	004	003	002	001				FOR REV SEE 149-100001-000
1	1	1	1	1	1	164-100093-001	PRINTED CIRCUIT		
2	REF	REF	REF	REF	REF	172-016323-001	DIMENSIONAL DWG		
3	REF	REF	REF	REF	REF	168-100093-001	DRILLING DWG		
4	AR	AR	AR	AR	AR	258-400001-004	WIRE		
5	AR	AR	AR	AR	AR	265-400001-004	SLEEVING		
6	G	G	G	G	G	110-010369-001	UNIPAD		
7									
8	E	E	E	E	E	250-122369-002	TRANSISTOR	Q1-6	
9	2	2	2	2	2	254-100700-002	CAP. INF	C1,2	
10					6	252-115413-001	INTEGRATED CIRCUIT	IC1-G	
11					6	252-115413-101		IC1-G	
12					6	252-115413-201		IC1-G	
13					6	252-115413-301		IC1-G	
14					6	252-115411-001		IC1-G	
15						252-115411-101		IC1-G	
16						252-115411-201		IC1-G	
17						252-115411-301	INTEGRATED CIRCUIT	IC1-G	
18	I	I	I	I	I	253-100010-077	RES. $1.5K \pm 5\%$ 1/4W CMPSN	R1	
19	I	I	I	I	I	253-100010-055	RES. $180\Omega \pm 5\%$ 1/4W CMPSN	R2	
20	3	3	3	3	3	253-100010-067	RES. $560\Omega \pm 5\%$ 1/4W CMPSN	R3,5,7	
21	3	3	3	3	3	253-100010-049	RES. $100\Omega \pm 5\%$ 1/4W CMPSN	R4,6,8	

LIST of MATERIAL			Systems Engineering Laboratories			20886	LM 160-900023	
ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP COMMON CLOCK						CODE IDENT	SHEET 3 OF 3 SHEETS	REF
ITEM NO.	QTY REQ'D PER DASH NO.		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	REMARKS	
	008	007	006					
1	1	1	1	164-10009 3-001	PRINTED CIRCUIT		FOR REV SEE 149-100001-000	
2	REF	REF	REF	172-016323-001	DIMENSIONAL DWG			
3	REF	REF	REF	168-10009 3-001	DRILLING DWG			
4	AR	AR	AR	258-400001-004	WIRE			
5	AR	AR	AR	265-400001-004	SLEEVING			
6	6	6	6	110-010369-001	UNIPAD			
7								
8	6	6	6	250-122369-002	TRANSISTOR	Q1-6		
9	2	2	2	254-100700-002	CAP .1MF	C1,2		
10	X	X	X	252-115413-001	INTEGRATED CIRCUIT	IC1-G		
11	X	X	X	252-115413-101		IC1-G		
12	X	X	X	252-115413-201		IC1-G		
13	X	X	X	252-115413-301		IC1-G		
14	X	X	X	252-115411-001		IC1-G		
15			6	252-115411-101		IC1-G		
16	X	X	6	252-115411-201		IC1-G		
17		6	X	252-115411-301	INTEGRATED CIRCUIT	IC1-G		
18	1	1	1	253-100010-077	RES. 1.5K±5% 1/4W CMPSN	R1		
19	1	1	1	253-100010-055	RES. 180Ω±5% 1/4W CMPSN	R2		
20	3	3	3	253-100010-067	RES. 560Ω±5% 1/4W CMPSN	R3,5,7		
21	3	3	3	253-100010-049	RES. 100Ω±5% 1/4W CMPSN	R4,6,8		



160-900024	SECOND DUAL JK FLIP-FLOP SEPARATE CLOCKS
------------	---------------------------------------------

DESCRIPTION

This circuit card contains six dual flip-flop circuits. The clock input is separate to each flip-flop in the package. The circuits have no direct reset. However, all flip-flops have separate set inputs.

Refer to A1 TYPICAL on the logic and assembly drawing in regard to the following discussion. The application of a ONE to IC2 along with a negative going trigger on IC pin 3 causes the flip-flop to set. The application of a ONE to IC pin 1 along with a negative going trigger on IC pin 3 causes the flip-flop to reset. IC pin 14 provides a direct set to the flip-flop. The application of a ZERO to IC pin 14 sets the flip-flop, causing pin 13 to go high.

SPECIFICATION (Element)

Speed:	Propagation delay times are typically 9 n sec turn-off and 11 n sec turn-on.
Noise Immunity:	±700 mv at 25°C and worse case fan-out; ±450 mv from -55°C to +125°C and worse case fan-out; ±600 mv from 0°C to +75°C at worse case fan-out.
Logic Swing:	Logic ZERO is typically 0.26 volts; logic ONE is typically 3.3 volts at 25°C
Power:	Typically 55 milliwatts (per flip-flop)
I in (ma) each data input:	1.66 (160-900024-003, -004, -007, and -008)
I in (ma) clock input:	1.65 (160-900024-003, -004, -007, and -008)
I in (ma) set input:	2.8 (160-900024-003, -004, -007, and -008)
I out (ma) each output:	22.5 (160-900024-003 and -007) 12.5 (160-900024-004 and -008)

LIST of MATERIAL	Systems Engineering Laboratories Fort Lauderdale, Florida 33310			20886	LM 160-900024	E
PREP	ERWOLFE	DATE	1-3-69	CODE IDENT	SHEET 1 OF 3 SHEETS	REV
CHK	RKM		1-14-69	ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP SEPARATE CLOCKS		
ENGR	James G. H. J. S.		1-15-69			
APPD				USED ON: SYS-86		


LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD
A	69-431; ADDED ITEMS 6,8,20&21 1/2 6-16-69 RKM	7/24/69	NPC				
B	69-689; ITEM 1 PART NO. WAS 164-100078-001, ITEM 3 PART NO. WAS 168-100078-001 N.J.L. 8-29-69 RKM	9/2/69	HP				
C	69-824; UPDATED TO THE LATEST NUMBERING SYSTEM. MS. 10-16-69 RKM	10/7/69	AB				
D	60-1006; ITEM 8 QTY WAS 4 (Q1-4); ITEM 20 WAS 820Ω; QTY WAS 2; ITEM 21 WAS 150Ω; QTY WAS 2. RSK 10-8-70 RKM	1/3/70	X				
E	70-1014 RB 9-22-70 RKM	9-24-70	PQ				

RECORD OF REVISION STATUS OF EACH SHEET

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900024	E
ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP SEPARATE CLOCKS		CODE IDENT		SHEET 2 OF SHEETS	REV	
ITEM NO.	GTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
005	004 003 002 001					
1	1	1	1	1	1	164-100093-001
2	REF REF REF REF	REF REF REF REF	172-016323-001	DIMENSIONAL DWG		
3	REF REF REF REF	REF REF REF REF	168-100093-001	DRILLING DWG		
4	AR AR AR AR	258-400001-004	WIRE			
5	AR AR AR AR	265-400001-004	SLEEVING			
6	4 4 4 4	110-010369-001	UNIPAD			
7						
8	6 6 6 6	250-112369-002	TRANSISTOR	Q1-6		
9	2 2 2 2	254-100700-002	CAP. 1μf ± 20% 10V CER	C1,2		
10		252-115412-001	INTEGRATED CIRCUIT	IC1-G		
11		252-115412-101		IC1-G		
12		252-115412-201		IC1-G		
13		252-115412-301		IC1-G		
14		252-115410-001		IC1-G		
15		252-115410-101		IC1-G		
16		252-115410-201		IC1-G		
17		252-115410-301	INTEGRATED CIRCUIT	IC1-G		
18	1 1 1 1	253-100010-077	RES. 1.5K ± 5% 1/4 W CMPSN	R1		
19	1 1 1 1	253-100010-055	RES. 180Ω ± 5% 1/4 W CMPSN	R2		
20	3 3 3 3	253-100010-067	RES. 560Ω ± 5% 1/4 W CMPSN	R3,5,7		
21	3 3 3 3	253-100010-049	RES. 100Ω ± 5% 1/4 W CMPSN	R4,6,8		

LIST of MATERIAL		Systems Engineering Laboratories		20886	LM 160-900024	E
ITEM NOMENCLATURE: SECOND DUAL JK FLIP-FLOP SEPARATE CLOCKS		CODE IDENT		SHEET 3 OF SHEETS	REV	
ITEM NO.	GTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS	
1	1	1	1	1	1	164-100093-001
2	REF REF REF REF	REF REF REF REF	172-016323-001	DIMENSIONAL DWG		
3	REF REF REF REF	REF REF REF REF	168-100093-001	DRILLING DWG		
4	AR AR AR AR	258-400001-004	WIRE			
5	AR AR AR AR	265-400001-004	SLEEVING			
6	4 4 4 4	110-010369-001	UNIPAD			
7						
8	6 6 6 6	250-112369-002	TRANSISTOR	Q1-6		
9	2 2 2 2	254-100700-002	CAP. 1μf ± 20% 10V CER	C1,2		
10		252-115412-001	INTEGRATED CIRCUIT	IC1-G		
11		252-115412-101		IC1-G		
12		252-115412-201		IC1-G		
13		252-115412-301		IC1-G		
14		252-115410-001		IC1-G		
15		252-115410-101		IC1-G		
16		252-115410-201		IC1-G		
17		252-115410-301	INTEGRATED CIRCUIT	IC1-G		
18	1 1 1 1	253-100010-077	RES. 1.5K ± 5% 1/4 W CMPSN	R		





160-900029 LOGIC AND ASSEMBLY SECOND HE
INVERTER

DESCRIPTION

This circuit card consists of 36 inverter circuits contained in six integrated circuit packages.

Each Circuit accepts a logical ONE and inverts it to a logical ZERO.

8. **DATE** 11/14/69 **REV A** **ASSEMBLY**



NOTES

1. ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
 2. UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$
 - 3.

SIZE	160-900029	REV.
REV.	DESCRIPTION	DATE APPROVED
A	69 BIT; UPDATED TO THE LATEST NUMBERING SYSTEM. MS 10-16-69	APR 10/ 6/ 69
B	70-885 MP 9-3-70	RKM 08/17/70

4. THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 80G.

5. DASH NUMBERS 001-004 ARE SUHL II OR EQUIV.
 (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)







DASH NUMBERS 005-008 ARE SUHL I OR EQUIV.
 (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY).

DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHLII (APPROX 2 mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY -55°C TO +125°C	INDUSTRIAL 0°C TO +75°C
11	001,005	
6	002,006	
9		003,007
5		

6-PRINTED WIRING BOARD SHALL MEET
THE REQUIREMENTS OF 190-001050-001

THE REQUIREMENTS OF 190-001050-00
7. TEST PER SEL 95092A-1
8 INDICATES TOP SOLDER (▲ QTY47)
NOT RECD. WHEN PLATED THRU



APPLICABLE DOCUMENTS:
LIST OF MATERIAL-LM 160-900029

THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE EXCISE OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR DISCLOSE THE INFORMATION CONTAINED HEREIN, IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.		Systems Engineering Laboratories 6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310			
DR ERWOLFE	1-7-69	LOGIC & ASSEMBLY SECOND HEX INVERTER			
CHK RKM	1-13-69				
ENGR Hank H. [Signature]	1-15-69				
PROJECT [Signature]	1-16-69	CODE IDENT NO.	SIZE	REV.	
APP [Signature]	1-16-69	20886	D	160-900029	B
NEXT ASY 141-100131-00					

TO PIN 4 OF IC1 THRU IC6

+5V → Pin 4 → C1 (.1μF) → C2 (.1μF) → ZBO-20% → ZBO-20% → R1 (1.5K) → R2 (180Ω) → Pin 10

TO PIN 10 OF IC1 THRU IC6

GRD → Pin 10

160-900030 SCHEMATIC AND ASSEMBLY SECOND
TRIPLE THREE "NAND"

DESCRIPTION

This circuit card consists of six integrated circuit packages.

A logical ONE input is required at the same time on all inputs in order to generate a logical ZERO output.

Any logical ZERO input will produce a logical ONE output.



LIST of MATERIAL				Systems Engineering Laboratories				20886 LM 160-900030		B
PREP	ERWOLFE	DATE	12-30-68	Fort Lauderdale, Florida 33310				CODE IDENT	SHEET 1 OF 3 SHEETS	REV
CHK	RKM	1-14-69						ITEM NOMENCLATURE: SECOND TRIPLE THREE "NAND"		
ENGR	Thomas L. Hulse	1-15-69								
APPD	J.W.H.	1-15-69		USED ON: SYS-86						

LTR	REVISION DESCRIPTION	DATE	APPD	LTR	REVISION DESCRIPTION	DATE	APPD
A	69-816, UPDATED TO LATEST NUMBERING SYSTEM MS 10-3-69 RKM	10/6/69	W.R.				
B	70-886-JH 8-28-70 RKM	9-3-70	AB				

RECORD OF REVISION STATUS OF EACH SHEET																																													
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42				
A	A	A																																											
B	A	A																																											
C																																													
D																																													
E																																													
F																																													
G																																													
H																																													
I																																													
J																																													
K																																													
L																																													
M																																													
N																																													
O																																													
P																																													
Q																																													
R																																													
S																																													
T																																													
U																																													
V																																													
W																																													
X																																													
Y																																													
Z																																													

LIST of MATERIAL				Systems Engineering Laboratories				20886 LM 160-900030		A
ITEM NOMENCLATURE: SECOND TRIPLE THREE "NAND"				CODE IDENT				Sheet 3 of 3 Sheets	REV	
ITEM NO.	QTY REQ'D PER DASH NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	REMARKS					
1	2	2	2	2	254-100700-002	CAP .1uF	IC1,2			
10	6	252-115032-001	INTEGRATED CIRCUIT	IC1-6						
11	6	252-115032-101		IC1-6						
12	6	252-								

NOTE
THE LOGIC ELEMENTS ON THIS CARD CAN BE USED TO IMPLEMENT EITHER "AND" OR "OR" FUNCTIONS. THE "AND" IMPLEMENTATION IS SHOWN FOR ALL CIRCUITS WITH AN EXAMPLE OF THE "OR" IMPLEMENTATION SHOWN DIRECTLY BELOW.

**NOTES**

- ALL ITEMS AS SPECIFIED IN LIST OF MATERIAL OR APPROVED EQUIVALENT.
- UNLESS OTHERWISE SPECIFIED RESISTORS ARE $\pm 5\%$.
- 3.


SIZE	160-900030	REV.
REV.	160-900030	B
DESCRIPTION	LOGIC & ASSEMBLY	DATE
A	LOGIC & ASSEMBLY SECOND TRIPLE THREE "NAND"	10/16/69
B	70-BB6 JH B-2B-70 RKM	9/3/69

4. THE LOGIC SYMBOLS ON THIS SHEET CONFORM TO MIL STD 806.
5. DASH NUMBERS 001-004 ARE SUHL II OR EQUIV. (50 MEGAHERTZ, 6 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 005-008 ARE SUHL I OR EQUIV. (35 MEGAHERTZ, 12 NANO-SECOND GATE PROPAGATION DELAY)
- DASH NUMBERS 009-012 ARE COMBINATIONS OF LOGIC ELEMENTS WITH DIFFERENT FREQUENCY, TEMPERATURE OR FAN-OUT CHARACTERISTICS. FAN-OUT IN THE FOLLOWING TABLE IS DEFINED IN TERMS OF SUHL II (APPROX 2mA SINK CURRENT FROM +V) LOADS.

FAN-OUT	MILITARY	INDUSTRIAL
0 OUT	-55°C TO +125°C	0°C TO +75°C
1	001,005	
2	002,006	
3		003,007
4		004,008


6. PRINTED WIRING BOARD SHALL MEET THE REQUIREMENTS OF 190-001050-001
7. TEST PER SEL 95092A-1

8. INDICATES TOP SOLDER (QTY 47), NOT REQUIRED - N PLATED THRU.



APPLICABLE DOCUMENTS:
LIST OF MATERIAL - LM 160-900030

ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories		
DRE R WOLFE	12-30-68	6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310
CMK RKM	1-14-69	LOGIC & ASSEMBLY
ENGR L. H. J.	1-15-69	SECOND TRIPLE
PROJECT WILLIAMS	1-16-69	THREE "NAND"
APPD	12-30-68	CODE IDENT NO
NEXT ASSY 14-10013-001	20886	SIZE
	D	160-900030
	REV.	B



THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONTRACTING FOR THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.

LOGIC & ASSEMBLY
SECOND TRIPLE
THREE "NAND"

CODE IDENT NO

SIZE

160-900030

REV.

B


1

SHEET 1






160-900043 LOGIC & ASSEMBLY SECOND MIXED
LOGIC #7

1

NOTE
THE LOGIC ELEMENTS ON THIS CARD CAN BE
USED TO IMPLEMENT EITHER "AND" OR "OR"
FUNCTIONS. THE "AND" IMPLEMENTATION IS
SHOWN FOR ALL CIRCUITS WITH AN EXAMPLE
OF THE "OR" IMPLEMENTATION SHOWN DIRECTLY
BELOW.



TYPIC



APPLICABLE DOCUMENTS:
LIST OF MATERIAL-LM 160-900043

Systems Engineering Laboratories		
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310		
DRERWOLFE	1-14-69	
CHK RKM	1-15-69	
ENGR <i>[Signature]</i>	1-15-69	
PROJ # <i>[Signature]</i>	1-16-69	
APPD <i>[Signature]</i>	1/14/71	
NEXT ASSY		
LOGIC & ASSEMBLY SECOND MIXED LOGIC#7		
CODE IDENT NO.	SIZE	REV.
20886	D	I60-900043 A

TO BIN 4 C

10 PIN + C

TO BIN 10

18 FINIS

— 1 —

Systems Engineering Laboratories				
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310				
THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, OR DISSEMINATE THIS DOCUMENT, WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL OF SYSTEMS ENGINEERING LABORATORIES.				
DRERWOLFE	1-14-68	LOGIC & ASSEMBLY SECOND MIXED LOGIC #7		
CHK RKM	1-15-68			
ENGR <i>J. H. H.</i>	1-15-68			
PROJ <i>Elliott</i>	1-16-68	CODE IDENT NO.	SIZE	REV.
APPO <i>M. J.</i>	1-16-68			
NEX LASSY		20886	D	160-900043 A

SECTION VII

DRAWINGS

7-1 INTRODUCTION

7-2 This section contains all of the system logic and wiring diagrams. The logic circuits for each of the functional sections are contained in drawing sets and are identified by an engineering drawing number. These sets are arranged in numerical order, as are the individual sheets within the sets.

7-3 Refer to Volume 1 of this manual for the detailed discussion of the circuits contained on the drawings in this section. Also, refer to Section VI of this manual for schematic and assembly drawings of the individual circuit cards.

7-4 CONVENTIONS

7-5 LOGIC SYMBOLS

7-6 Logic symbols are used to represent the circuits contained on the circuit cards. Figure 7-1 illustrates the symbols used for this purpose.

7-7 The circles on the inputs and outputs of the SEL 806B logic symbols denote a zero volt (0V) condition as the true state of the circuit. For example, an inverter may have a circle on either the input or output depending on how it is being used. The buffer shown in figure 7-1 is a noninverting stage, and as such does not have a circle on either the input or output. However, some buffers do invert and therefore are treated like inverters. To distinguish between a buffer and an inverter, the symbols are labeled either BUF or INV.

7-8 The standard discrete component logic symbols are also shown in figure 7-1. This portion of the figure also provides some pertinent information concerning the logic circuits described.

7-9 LOGIC LEVELS

7-10 The logic levels used by the micrologic circuits in the system are either 0 volts for a logic ZERO or +3.6 volts for a logic ONE. In the discussion of the detailed theory, these levels are referred to as ZERO and ONE, or Low and High, respectively.

7-11 The logic levels used by the standard discrete logic circuits are either 0 volts for a logic ZERO or -6 volts for a logic ONE. In the discussion of the detailed theory, these levels are referred to as ZERO and ONE, or Low and High, respectively.

7-12 WIRE ADDRESSING

7-13 Wire addressing on the logic diagrams permits tracing signals between drawings or individual sheets of a single drawing. When the destination or source of a signal is shown on another sheet of a set of drawings, there are three possible addressing schemes used on Systems Engineering Laboratories drawings.

7-14 The three addressing schemes are presented in the following list.

a. $\overline{3}^1$ - STXFER

b. $\overline{3}^1$ - 13B24

c. 26-14A3-ABCH

7-15 Example (a) indicates that the signal could be located in the upper, right-hand quadrant of sheet 3. The mnemonic designator, in some cases is obvious; however, it is not essential that the reader understand what the mnemonic stands for, since it is provided as an aid in tracing signals from one sheet to another.

7-16 Example (b) is similar to example (a) except that, in place of the mnemonic designator, the circuit location is used. In this example, the circuit used is located in card location 13 of row B of the card tray or swing plane and the signal wire is connected to pin 24 of the circuit card receptacle.

7-17 The wire address provided in example (c) is explained in the following discussion.

a. The first two digits of the legend are the last two digits of the drawing number.

1. In some instances, this number may have three digits for the drawing number.

2. When the wire address references a circuit within the same set of logic drawings, these digits are omitted.

b. The second part of the legend gives the sheet number of the drawing set and the vertical and horizontal co-ordinates (zone) of the signal source. For the example - Sheet 14, vertical co-ordinate A, horizontal co-ordinate 3.

c. The third part of the legend is the mnemonic assigned to that signal with an H or L indicating that the signal level logically implemented is either High or Low. For the example - mnemonic ABC, logical signal level High.

7-18 SIGNAL LINE CALLOUTS

7-19 Most primary signals on the logic diagrams are labeled with the name of the signal being generated. A reference to the voltage level of the signal is indicated in one of the following manners:

a. + or - sign before or after the signal name indicating a high or a low.

b. H or L indicating high or low before or after the signal name.

c. A bar over the signal name (XFER) indicates a low and the absence of a bar indicates a high.







Figure 7-1. SYSTEMS 806B and Standard Discrete Component Logic Symbols

**THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.**




tems Engineering Laboratories
Fort Lauderdale, Florida

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON					Systems Engineering Laboratories Fort Lauderdale, Florida		
BASIC DIMENSION	DECIMAL PLACES .XX	.XXX	DRAWN RENE GONZALEZ	DATE 6/30/70	BLOCK DIAGRAM SYNC. DATA MODEM INTERFACE		
UNDER 12	$\pm .02$	$\pm .005$	CHECKED <i>14</i>	9/17/70			
12 TO 24	$\pm .03$	$\pm .010$	ENGR <i>J. alon</i>	9/17/70			
OVER 24	$\pm .06$	$\pm .015$	PROFENCE <i>S</i>	9/17/70			
ANGLES $\pm 0^\circ 30'$							
MATERIAL: 772926			APPROVED <i>Ch. Dawson</i>	9/17/70	SIZE	CODE IDENT NO.	DWG NO.
NEXT ASSY	USED ON	FINISH: APPROVED <i>Ch. Dawson</i>		9/17/70	D	20886	138-100046-000
APPLICATION			SCALE		SHEET 1 OF 1		



THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.



1. FOR CARD LOCATION
SEE DWG 141-100312.

NOTES:

		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON	
BASIC DIMENSION	DECIMAL PLACES		
	XX	XXXX	
UNDER 12	$\pm .02$	$\pm .005$	
12 TO 24	$\pm .03$	$\pm .010$	
OVER 24	$\pm .06$	$\pm .015$	
ANGLES $\pm 0^\circ 30'$			
MATERIAL:			
554102	704004		
PROJ. ASSY	SPEC. SYS.	FINISH:	
APPLICATION			

Systems Engineering Laboratories
Fort Lauderdale, Florida
LOGIC DIAGRAM
UNIT DECODE LOGIC

Digitized by srujanika@gmail.com

CODE IDENT NO. DWG NO.
00004 130-100EE9-200


20886 130-100633-000

REV LTR SHEET 1 OF 15

10. The following table shows the number of hours worked by each employee in a company.

THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (OR WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED

REV	1		
ERIN DATE			
REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	DRAWN E. PEREZ-CUBAS	DATE 6-3-71
UNDER 12	$\pm .02$	CHECKED	
12 TO 24	$\pm .03$	ENGR C. McDaniel	5/2/71
OVER 24	$\pm .05$	PROJ ENGR C. McDaniel	5/2/71
ANGLES $\pm 0^\circ 30'$		APPROVED	
MATERIAL:		FINISH:	APPROVED
APPLICATION			
554-02	704004	CODE IDENT NO.	DWG NO.
PROJ	SPCL SYS.		
SCALE			
D		20886	130-100659-000
SHEET 2			

LOGIC DIAGRAM
I/O SYNC LOGIC

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (OR WHILE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED


QLESMS 5BB



8
7
6
5
4
3
2
1

THE USE, REPRODUCTION OR DISCLOSURE OF THIS DRAWING OR PORTION OR IN PART FOR MANUFACTURING OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.

ERN DATE REV 1
REVISIONS
ZONE LTR DESCRIPTION DATE APPROVED




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories	
BASIC DIMENSION	DECIMAL PLACES XXX	DRAWN Schmandrat	DATE 5-4-71
UNDER 12	$\pm .02$	$\pm .005$	CHECKED
12 TO 24	$\pm .03$	$\pm .010$	ENGR CMC [initials]
OVER 24	$\pm .06$	$\pm .015$	8/1/71
ANGLES $\pm 0^\circ 30'$		PROJ ENGR CMC [initials]	
MATERIAL:		APPROVED	
554102	704004	7/2/71	
PROJ SPCL.SYS		APPROVED	
APPLICATION			
FINISH:			
SCALE:			
SIZE D		CODE IDENT NO. 20886	DWG NO. 130-100G59-000
SHEET 4			

**NO DISCLOSURE OR DISCLOSURE
IN WHOLE OR IN PART) FOR
PURPOSES OF PROCUREMENT WITHIN
THE UNITED KINGDOM OF SYSTEMS
SUPPLIED BY LABORATORIES IS PROHIBITED**

3


2

REV 1



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES XX	DRAWN Schmandrat	DATE 5-4-71	LOGIC DIAGRAM S/P CONVERTER E PARITY REGISTER
UNDER 12	$\pm .02$	CHECKED		
12 TO 24	$\pm .03$	ENGR <i>C. McDonald</i>	8/1/71	
OVER 24	$\pm .06$	PROJ ENGR <i>C. McDonald</i>	8/3/71	
ANGLES $\pm 0^\circ 30'$		APPROVED		
MATERIAL:		APPROVED		
FINISH:		APPROVED		
APPLICATION				
		SIZE	CODE IDENT NO.	DWG NO.
		D	20886	130-100659-000
		SCALE		SHEET 5

NOTES: 1. FOR CURRENT MODE
OPTION (-200) SEE
SHEET 14.




1. FOR CURRENT MODE OPTION (-200)
SEE SHEET 14
NOTES:

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON					Systems Engineering Laboratories Fort Lauderdale, Florida		
BASIC DIMENSION	DECIMAL XX	PLACES XXX	DRAWN <i>Schmandrat</i>	DATE 5471	LOGIC DIAGRAM TRANSMIT TIMING E CONTROL LOGIC		
UNDER 12	$\pm .02$	$\pm .005$	CHECKED				
12 TO 24	$\pm .03$	$\pm .010$	ENGR <i>C. M. Danner</i>	8/3/71	PROJECT NO. <i>C. M. Danner</i>		
OVER 24	$\pm .06$	$\pm .015$		8/3/71			
ANGLES $\pm 0^\circ 30'$			APPROVED		SIZE	CODE IDENT NO.	DWG NO.
MATERIAL:					D	20886	130-100659-000
554102	704004	FINISH:	APPROVED		SCALE		SHEET 6
PROJ	SPCL.SYS						
APPLICATION							

8
7
6
5
4
3
2
1

DO NOT REPRODUCE OR DISCLOSE OF
THIS DATA OR TABLES OR IN PART) FOR
MANUFACTURE OR PURCHASEMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES INC.

REV DATE	REV 1			
ZONE	LTR	DESCRIPTION	DATE	APPROVED



UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
TOLERANCES ON

BASIC DIMENSION	DECIMAL PLACES	XXX
UNDER 12	± .01	± .005
12 TO 24	± .03	± .010
OVER 24	± .06	± .015

ANGLES ± 0° 30'

MATERIAL:	FINISH:
554102 704004 PROJ SPCL SYS	APPLICATION

APPROVED

Systems Engineering Laboratories

Fort Lauderdale, Florida

LOGIC DIAGRAM
OUTPUT BUFFER

SIZE CODE IDENT NO. DWG NO.
D 20886 130-100659-000

SCALE

SHEET 7

1000-657001-C-E11

A



8
7
6
5
4
3
2
1
REPRODUCTION OR DISSEMINATION OF THIS SHEET OR PORTION THEREOF FOR
MANUFACTURE OR PURCHASEMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.

3

2

REV 1



REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON BASIC DIMENSION .XX DECIMAL PLACES XXX CHECKED		Systems Engineering Laboratories Fort Lauderdale, Florida	
DRAWN Schmandrat	DATE 5-4-71	LOGIC DIAGRAM DATA GATES E P/S CONVERTER	
12 TO 24 ± .02 ± .005	12 TO 24 ± .03 ± .010	ENGR Cma	12 TO 24 ± .06 ± .015
OVER 24 ± .06 ± .015	OVER 24 ± .06 ± .015	PROFESSOR Cma	PROFESSOR Cma
ANGLES ± 30°		APPROVED	
MATERIALS		APPROVED	
554/02 704004 PROJ SPCL SYS	APPLICATION	FINISH:	SCALE
D 20886		CODE IDENT NO. DWG NO. 130-100659-000	
SHEET 8		SHEET	

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED

THE USE, REPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	DRAWN E. PEREZ-CUBAS CHECKED	DATE 6-7-71
UNDER 12	± .02	± .005	
12 TO 24	± .03	± .010	ENGR <i>C. M. Danner</i>
OVER 24	± .06	± .015	PROJ. ENGR <i>C. M. Danner</i>
	ANGLES ± 0° 30'		8/2/71
MATERIAL:		APPROVED	
554102	704004		
PROJECT	SPCL SYS.		
APPLICATION		APPROVED	
SCALE REV LTR			SHEET 9
CODE IDENT NO. DWG NO.		D 20886	130-100659-000

2: FOR CURRENT MODE OPTION (-200)
SEE SHEET 14.
NOTES: 1. TIE TO +V IF AUTO DIAL
OPTION IS NOT REQUIRED

THE SALE, DISTRIBUTION OR DISCLOSURE OF
THIS DATA OR ANY PORTION THEREOF IN WHOLE OR IN PART IS PROHIBITED
EXCEPT AS AUTHORIZED BY THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES INC.


7 4 3 2 ERN DATE REV 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPROVED



**THE USE, DUPLICATION OR DISCLOSURE OF
THIS DATA (IN WHOLE OR IN PART) FOR
MANUFACTURING OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.**

ERN DATE	REV	1
REVISIONS		
DESCRIPTION	DATE	APPROVED




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON					Systems Engineering Laboratories Fort Lauderdale, Florida		
BASIC DIMENSION	DECIMAL PLACES	XXX	DRAWN <i>Schmandrak</i>	DATE 5-471	LOGIC DIAGRAM (CEU) COMMAND REG. & CONTROL LOGIC		
UNDER 12	± .02	± .005	CHECKED				
12 TO 24	± .03	± .010	ENGR <i>C. McNamee</i>	8/2/71			
OVER 24	± .06	± .015	PROJ. ENGR <i>C. McNamee</i>	8/2/71			
ANGLES ± 0° 30'			APPROVED		SIZE D	CODE IDENT NO. 20886	DWG. NO. 130-100659-000
MATERIAL:			APPROVED				
554102	704004	FINISH:			SCALE	SHEET 11	
PROJ	SPCL.SYS						
APPLICATION							

8
7
6
5
4
3
2
1

THE USE OF TRADEMARKS OR TRADE NAMES OF
VENDORS AND FIRMS (AS LISTED) FOR
CONTRACTORS OR PURCHASER'S CONVENIENCE
IN THE IDENTIFICATION OF SYSTEMS
COMPONENTS IS PROVIDED.

ENR DATE REV 1

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED



2. WHEN THIS UNIT IS MOUNTED
IN THE COMPUTER'S BTC #4
POSITION REMOVE GA75 FROM
17A70.
TIE 17A70 TO 17A54(+V). REMOVE
5A50 FROM GA74. TIE GA74
TO 17A71. 5A30 OUTPUT WILL
NOT BE USED.
NOTE: TIE 17A46 TO GND IF BTCI
OPTION IS NOT REQUIRED.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON		
BASIC DIMENSION	DECIMAL PLACES .XX	XXX
UNDER 12	± .02	± .005
12 TO 24	± .03	± .010
OVER 24	± .06	± .015
	ANGLES ± 0° 30'	
MATERIAL:		

554102 704004
PROJ SPCL.SYS.
FINISH

APPLICATION


DRAWN Schmandrak		DATE 5-4-71
CHECKED		
ENGR	Claire Daniel	8/2/71
PROJ-MAN	Claire Daniel	8/2/71
APPROVED		

Systems Engineering Laboratories
Fort Lauderdale, Florida
LOGIC DIAGRAM
BTCI OPTION

SIZE	CODE IDENT NO	DWG NO
D	20886	130-100659-000
SCALE		
		SHEET 12


THE USE, DUPLICATION OR Disclosure OF
THIS DATA OR WHILE OR IN PART) FOR
MANUFACTURE OR PROCUREMENT WITHOUT
THE WRITTEN PERMISSION OF SYSTEMS
ENGINEERING LABORATORIES IS PROHIBITED.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED



REV 1				
REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

THE USE, DUPLICATION OR DISCLOSURE OF THIS DATA (IN WHOLE OR IN PART) FOR MANUFACTURE OR PROCUREMENT WITHOUT THE WRITTEN PERMISSION OF SYSTEMS ENGINEERING LABORATORIES IS PROHIBITED.




PG FUNCTION TABLE

CONN. POSITION	ELEMENT	FUNCTION
C	CENTER COND	CLEAR TO SEND
	SHIELD	GND
D	CENTER COND	REQUEST TO SEND
	SHIELD	GND
E	CENTER COND	TRANSMIT DATA
	SHIELD	GND
F	CENTER COND	DATA SET READY
	SHIELD	RING INDICATOR
J	CENTER COND	TRANSMIT CLOCK
	SHIELD	GND
K	CENTER COND	RECEIVED DATA
	SHIELD	GND
L	CENTER COND	RECEIVED CLOCK
	SHIELD	GND
M	CENTER COND	AGC LOCK
	SHIELD	DATA TERMINAL READY

ALL RESISTORS ARE 120Ω 1/4W
NOTES:

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON			Systems Engineering Laboratories Fort Lauderdale, Florida	
BASIC DIMENSION	DECIMAL PLACES .XX	XXX	DRAWN E. PEREZ-CUBAS	DATE 6-9-71
UNDER 12	±.02	±.005	CHECKED	
12 TO 24	±.03	±.010	ENGR <i>C. Deas</i>	6/4/71
OVER 24	±.06	±.015	PROJ. ENGR <i>C. Deas</i>	6/4/71
ANGLES ± 0° 30'			MATERIAL	
554102 704004			554102 704004	SIZE CODE IDENT NO. DWG NO.
PROJECT SPCL-SYS			SPCL-SYS	D 20886 130-100659-000
APPLICATION			APPLICATION	SCALE REV LTR SHEET 14



IS DOCUMENT AND THE INFORMATION CONTAINED HEREIN ARE THE PROPERTY OF SYSTEMS ENGINEERING LABORATORIES. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, OR TRANSMIT THIS DOCUMENT IN WHOLE OR IN PART, FOR ANY PURPOSE, EXCEPT WITH APPROPRIATE APPROVAL BY SYSTEMS ENGINEERING LABORATORIES.

Systems Engineering Laboratories
6901 West Sunrise Blvd., Fort Lauderdale, Florida 33310

SCHMATIC

240 SERIES

LOW VOLTAGE VARIABLE

POWER SUPPLY

IDENT NO / SIZE : **1**


IDENT NO. SIZE
2881 D 53159

888 D 55155

1 SHEET 1 OF

NOTES:
 1. DOTTED WIRING DESIGNATES
 240-000-04
 2. COMPONENT DESIGNATION ON
 CHASSIS TO BE DETERMINED
 BY MANUFACTURING,
 3. FOR LOW VOLTAGE SCHEMATIC,
 SEE D53159
 4. ALL WIRES ARE MIL-W-16878-
 TYPE C, 105°C, 600 V.

SIZE
D
REV.
53280
DESCRIPTION DATE APPD



ITEM	DWG. OR PART NO.	DESCRIPTION
Systems Engineering Laboratories		
DR	M. LLOYD 3-1-68	WIRING DIAGRAM
CHK	C. West 4-4-68	240 SERIES
ENGR		LOW VOLTAGE VARIABLE PWR. SUPP.
PROJ	R. A. M. 4-4-68	240-000-01
APPD		CODE IDENT NO. SIZE REV.
NEXT ASSY	15929	20886 D 53280