OPERATIONS MANUAL

**Z80 Starter System** 

#### LIMITED WARRANTY

This unit is warranted for a period of ninety (90) days from the date of purchase to be free from material or workmanship defects. Should the product fail to perform satisfactorily return it prepaid to SD Systems and it will, at our option, be repaired or replaced free of charge, provided the unit is received during the warranty period. This warranty is invalid if product has been misused or modified. Warranty is limited to replacement of defective parts and and no responsibility is assumed for damage to other equipment.

This warranty is made in lieu of all other warranties expressed or implied.

Z80 STARTER KIT<sub>TM</sub>
OPERATIONS MANUAL

S.D. Systems and Micro Design Concepts reserves the right to make changes to this publication at any time and without notice. The information furnished herein is believed to be accurate and reliable. However, no responsibility is assumed by S.D. Systems or Micro Design Concepts for its use; nor for any infringements of patents or other rights of third parties resulting from its use.

Copyright © 1978 by Micro Design Concepts

All Rights Reserved

August 1978

# TABLE OF CONTENTS

SECTION	DESCRIPTION			
1 1-1 1-2 1-3 1-4	INTRODUCTION	1-1 1-1 1-2 1-4 1-7		
2 2-1 2-2 2-3	CONSTRUCTION	2-1 2-1 2-1 2-6		
3-1 3-2 3-4 3-6 3-7 3-1 3-1 3-1 3-1 3-1 3-1 3-1 3-1 3-1 3-1	ZBUG MONITOR DESCRIPTION INTRODUCTION RESET PUSH BUTTON MONITOR MEMORY EXAMINE PORT EXAMINE REGISTER EXAMINE ALTERNATE REGISTER EXAMINE BREAKPOINTS SINGLE STEP EXECUTE CASSETTE DUMP CASSETTE LOAD EPROM PROGRAMMER NEXT KEY RELATIVE OFFSET CALCULATION RST INSTRUCTIONS CTC CHANNEL ZERO INTERRUPTS MEMORY MAP - RAM USAGE ZBUG COMMAND SUMMARY SUBROUTINES CALLABLE IN ZBUG	3-1 3-2 3-2 3-3-4 5-6 5-6 6-8 9-14 5-17 180 180 180 180 180 180 180 180		
4 - 1 4 - 1 4 - 2 4 - 3 4 - 4 4 - 5 6 7 8 9 9 9 9 9 9 9 9 9 9 9	HARDWARE DESCRIPTION  GENERAL  CLOCK CIRCUITRY  Z80-CPU  Z80-PIO  Z80-CTC  KEYBOARD AND DISPLAY  AUDIO CASSETTE INTERFACE  EPROM PROGRAMMER  MEMORY DECODING  PORT DECODING  SYSTEM RAM	74444444444444444444444444444444444444		

# TABLE OF CONTENTS

SECTION	DESCRIPTION	PAGE
	SINGLE STEP LOGIC  PROM1 RESTART  INTERRUPT DAISY CHAIN  S-100 BUS INTERFACE  WIRE WRAP AREA	
5 5-1 5-2 5-3 5-4 5-5 5-6	EXAMPLE PROGRAMS  USING ZBUG COMMANDS  CALCULATING RELATIVE ADDRESS  WRITING TO THE DISPLAY  INTERRUPT DRIVEN DELAY  GENERATE AN INTERRUPT FROM THE PIO  USING THE Z80 STARTER KIT AS AN  EPROM PROGRAMMER	5-1 5-4 5-7 5-7 5-10 5-11
APPENDIX I	SCHEMATIC DIAGRAM, ASSEMBLY DRAWING, PARTS LIST	
APPENDIX II	ZBUG MONITOR LISTING	
APPENDIX III	SOLDERING AND ASSEMBLY TECHNIQUES	

## SECTION 1

#### INTRODUCTION

#### 1-1 GENERAL

Congratulations on your choice of the Z80 STARTER KIT! This kit has been designed to be the best value on the market for the hobbiest/experimenter/student who wants to learn about and work with microcomputers. Its expansion capabilities are limited only by your imagination with the on-board wire wrap area and the two optional S-100 bus connectors. Compatibility with S-100 provides you with a varied selection of modules from several manufacturers to accomplish your task whether it be learning, running Basic, or industrial control. Use of this expansion capability is entirely optional, as the Z80 STARTER KIT enclosed is a fully functional microcomputer with debug Monitor (ZBUG) by the addition of a 5 volt power supply.

The choice of the Z80 Microprocessor as the "brains" of this kit was no accident. The Z80 is the most powerful 8-bit machine available on the market, as its instruction set capability and throughput exceeds that of any other 8-bit machine available. Its vast instruction set of 158 instruction types and clear, easy-to-learn mnemonics make it an ideal processor on which to learn assembly language programming. The 8080A instruction set is a subset of the Z80's, so that programs written for the 8080A will run on the Z80 allowing you access to many programs written for the 8080A and documented in the trade and personal computing magazines. The straightforward

hardware architecture (no multiplexing) of the Z80 make it ideal for the experimenter who wants to connect other peripherals or custom circuitry onto the bus. The Z80's indexing capability, 16-bit Op Codes, and 16-bit Arithmetic operations provide features normally found only in a 16-bit minicomputer.

Two forms of permanent storage for your programs have been provided in the Z80 STARTER KIT. The first is a Kansas City Standard audio cassette interface that can be used with inexpensive home audio recorders. Programs can be transferred from RAM to cassette tape using this feature, providing an inexpensive method of saving and reloading your programs. Second, on-line Non-Volatile memory has been provided in the form of two EPROM sockets on the Z80-CPU bus and an EPROM Programmer for 2758/2716 5 volt only EPROMs. With this facility, user programs can be placed in EPROM and on the bus for immediate access by the Z80-CPU.

# 1-2 USES FOR THE Z80 STARTER KIT

The Z80 STARTER KIT was designed with five major types of user in mind. These are the computer hobbiest, electronics experimenter, amateur radio operator, instructor/student, and industrial OEM evaluation/control.

The computer hobbiest may have experience with other microcomputers or minicomputers, but needs a low-cost method to get "hands on" experience with the Z80. The diagnostic capability of the Z80 STARTER KIT and its mass storage facilities provide the user with the capability to meet this goal.

The expansion capabilities make it possible to add memory and a CRT Interface in order to turn the KIT into a BASIC terminal for high level language experience.

The electronics experimenter is probably familiar with TTL integrated circuits and is looking for a low-cost method to "get into microcomputing". The wire wrap area with the Z80-CPU signals brought to wire wrap pins is intended for those who want to connect additional circuitry onto the Z80 bus for experimentation. With the on-board keyboard and display, no computer peripherals such as Teletypes are required to communicate with and to control the Z80-CPU. The experimenter can easily learn how to substitute Z80 instructions for gates, flip-flops, adders, and shift registers.

The amateur radio operator may be looking for methods to integrate computers into his "shack" in order to more fully automate his station. Areas the power of the Z80 could be used is in automatic keying - the key could be connected to the Z80-PIO and the Z80 Microcomputer programmed to make precise "dits" and "dahs". A Morse code to ASCII conversion program could be written for the Z80 STARTER KIT to allow the operator to type on an ASCII keyboard and view a CRT Display while communicating in Morse code.

An instructor of, or a student in a course in microcomputers, can use the Z80 STARTER KIT to provide a low-cost method to provide lab experience with a microcomputer. Each student could have his own cassette of the program being developed and would load it into the Z80 STARTER KIT(s) during

the lab session in order to debug it. Timeshare could be used as a supplement to provide experience in Assembly Language Programming, but "hands on" experience at the hardware level is needed to gain a working knowledge of microcomputers. The timeshare charges from one class would be sufficient to equip an entire lab with Z80 STARTER KITS!

The engineer in industry can use the Z80 STARTER KIT as an evaluation tool in order to determine if microcomputers, or the Z80 in particular, can solve the problem. Short programs or benchmarks can be written and debugged using the diagnostic features of the ZBUG Monitor (Single Step, Breakpoints, etc.). The Restart to EPROM feature of the KIT would allow its use as a dedicated computer in a test fixture or process control system. Whenever power was applied, the KIT would begin to run the Control Program in EPROM. The integral Keyboard/Display and the ZBUG Monitor would also be available should debugging be required in the final installation.

#### 1-3 Z80 OVERVIEW

The Z80 component set is a third generation design based on the Intel 8080A. The Z80 has at its base the entire 8080A instruction set with an additional 80 instruction types added (158 total). The Z80-CPU hardware configuration with no multiplexed signals and a simple to generate TTL compatible single phase clock is straightforward and easy to understand. Enhanced features such as Relative Addressing, two 16-bit Index Registers, bit addressing, full Rotates and Shifts, 22 CPU

Registers, 16-bit Arithmetic capability, Block operations, dynamic memory refresh, and 16-bit Op Codes make the Z80 a more flexible and more powerful Microcomputer than any other 8-bit machine available including: 8080A/8085, 6502, or the 6800/6802. It is this computing power that has made the Z80 STARTER KIT possible.

Included in the Z80 STARTER KIT is the MOSTEK Z80 Micro-Reference Manual. This is a summary of the Z80 Instruction Set and will be used in the following discussion. Further information on the Z80 can be found in Section 1-4. The cover shows the Z80-CPU registers as viewed by the programmer. The main register set is exactly the same as those in an 8080A/8085 and are used by the 8080A compatible instructions. The alternate register set is an exact duplicate of the main set and is a unique feature to the Z80. These registers can be used to handle additional variables/flags, or can be used to preserve the status of the Z80-CPU during an interrupt or subroutine. The Special Purpose Registers contain the two 16-bit Index Registers, the I register used to provide the fast Z80 Mode 2 interrupts, the R register used in dynamic memory refresh, the Stack Pointer, and the Program Counter.

Page 1 is a summary of the Z80 Flag (F) Register and how instruction types affect it. Pages 2 and 3 are a summary of the 8-bit load operations. Those blocks shaded are the instruction Op Codes compatible with the 8080A. Unshaded blocks are the new Z80 instructions. The new instructions deal with Indexed loads, as the 8080A has a rather complete 8-bit load

group. Page 3 details each instruction--additional information is provided in the Z80 Programming Manual. The 16-bit loads on pages 4 and 5 show the addition of the load and store of the two Index Registers. BC and DE have additional pointer capability, as they can be loaded directly from memory without having to go through HL. The Exchange group shows the Z80 Block Operations which are complete subroutines implemented in a single Z80 instruction. The Exchange instructions allow the programmer access to the Alternate Registers. Pages 8 and 9 contain the 8-bit arithmetic instructions, most of which are compatible with the 8080A. The indexed operations show up here as new instructions. Pages 10 and 11 contain some miscellaneous instructions. New instructions include the 2's complement (negate) and interrupt mode selection. Mode zero emulates an 8080A, while Mode 2 is used by Z80 Peripherals such as the Z80-PIO and Z80-CTC included in this kit.

The 16-bit arithmetic instructions allow additions with the index registers for pointer address modifications. Two new instructions (ADC and SBC) use the HL register pair as a 16-bit accumulator providing 16-bit arithmetic capability normally found only in minicomputers. Pages 14 and 15 detail all of the new Rotates and Shifts added to the 8080A subset. Note that these instructions can also operate on memory with the HL, IX, and IY registers as pointers much like the 6800. The RLD and RRD instructions allow the packing and unpacking of BCD digits from memory to the accumulator. The Bit Manipulation Group allows the programmer to address any one bit in

memory or the CPU registers. Individual bits can be tested, reset, and set. On pages 18 and 19 the Relative Jump additions, which allow two byte jumps rather than the 8080A three byte jumps are described. The hexadecimal arithmetic capability of the ZBUG Monitor make Relative Jump offsets easy to calculate. The Call and Return group is the same with the addition of two new Return instructions (RETI and RETN). RETI is decoded by the Z80 Peripherals to signal the end of an Interrupt Service Routine and RETN is used to exit Non-Maskable Interrupts. Several new instructions have been added to the Input and Output group on pages 22 and 23. These new instructions allow the use of the C register as a pointer to the port. and data can be transferred from all 8-bit CPU registers to the I/O Port. The Block I/O instructions also use C as the port pointer with HL used as the memory buffer pointer. Page 24 is a summary of the Z80-CPU Interrupt Structure which will be useful when programming an interrupt driven system. Pages 25 and 26 are programming summaries for the Z80-PIO and CTC.

# 1-4 ADDITIONAL INFORMATION

Additional information on the Z80 hardware and software is available from your local dealer or S.D. Sales. References are given below in two catagories:

#### General information on Microcomputers

1) An Introduction to Microcomputers, Volume 0The Beginner's Book, Osborne and Associates.

If you know nothing about computers, then this is the book for you. It introduces computer logic and terminology in language a beginner can understand. Computer software, hardware, and component parts are described, and simple explanations are given for how they work. The text is supplemented with creative illustrations and numerous photographs. Volume 0 prepares the novice for Volume 1. (300 pages)

2) An Introduction to Microcomputers, Volume 1-Basic Concepts, Osborne and Associates.

This best selling text describes hardware and programming concepts common to all microprocessors. These concepts are explained clearly and thoroughly, beginning at an elementary level.

(350 pages)

# More information on the Z80

- 1) <u>Z80-CPU Technical Manual</u>, MOSTEK/Zilog.
- 2) Z80-CTC Technical Manual, MOSTEK/Zilog.
- 3) Z80-PIO Technical Manual, MOSTEK/Zilog.

These manuals completely describe the three Z80 chips that form the heart of the Z80 STAR-TER KIT.

4) Z80 Programming Manual, MOSTEK/Zilog.

A complete description of how every Z80 instruction operates—the absolute reference when programming the Z80.

5) Z80 Programming for Logic Design, Osborne and Associates.

Describes programming/logic design tradeoffs.

Detailed examples to illustrate effective usage of microprocessors in traditional digital applications.

# SECTION 2

#### CONSTRUCTION

#### 2-1 INTRODUCTION

The Z80 STARTER KIT is intended for those people who have had some prior experience with kit building and digital electronics. If you do not fall into this catagory, it is highly recommended that you find an experienced person to help you in assembly and check out of the board. Appendix I shows the parts list for the Z80 STARTER KIT.

- 2-2 ASSEMBLY PROCEDURE Check ( ) when done.
- () 1. Install the nylon legs and metal screws in the holes spread around the board. Use Figure 2-1 to locate holes for the nylon legs. Do not overtighten the screws (finger tight is OK) or be concerned if the metal screws touch a PC etch run this is normal.
- () 2. Install the IC sockets in their proper locations as follows: (Pin 1 alignment is shown with a ".")
  - () a. Three 8-pin sockets at U4, U5, and U6.
  - () b. Twelve 14-pin sockets at U7, U14, U36, U37, U39, U40, U41, U42, U43, U44, U45, and U46.
  - () c. Eleven 16-pin sockets at U15, U24, U25, U26, U27, U28, U29, U30, U31, U35, and U47.
  - ( ) d. Four 20-pin sockets at U11, U12, U13, and U48.





FIGURE 2-1 NYLON LEG MOUNTING DIAGRAM

- () e. Three 24-pin sockets at U32, U33, and U34.
- () f. One 28-pin socket at U10.
- () g. Two 40-pin sockets at U8 and U9.
- () h. Three 18-pin sockets at U1, U2, and U3.
- () 3. Install the resistors as follows:
  - () a. R3, R6, R9, R12, R15, R18, R21 68 Ohm,  $\frac{1}{4}$ W, 5% (Blue, Grey, Black)
  - () b. R22, R46 330 Ohm,  $\frac{1}{4}$ W, 5% (Orange, Orange, Brown)
  - () c. R23, R27, R28, R33, R43, R45, R48 1K Ohm,  $\frac{1}{4}$ W, 5% (Brown, Black, Red)
  - () d. R2, R5, R8, R11, R14, R17, R20 4.7K Ohm,  $\frac{1}{4}$ W, 5% (Yellow, Violet, Red)
  - () e. R1, R4, R7, R10, R13, R16, R19, R25, R30, R34, R35, R36, R37, R38, R39, R40, R41, R42, R47, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59 10K Ohm,  $\frac{1}{4}$ W, 5% (Brown, Black, Orange)
  - ( ) f. R26, R31, R49 100K Ohm,  $\frac{1}{4}$ W, 5% (Brown, Black, Yellow)
  - () g. R24 220K Ohm,  $\frac{1}{4}$ W, 5% (Red, Red, Yellow)
  - () h. R29, R32 470K Ohm,  $\frac{1}{4}$ W, 5% (Yellow, Violet, Yellow)
  - ( ) i. R44 47K Ohm,  $\frac{1}{4}$ W, 5% (Yellow, Violet, Orange)

- () 4. Install diodes CR1 and CR2 with the banded ends as shown on the PC board.
- ( ) 5. Install the capacitors as follows:
  - () a. C1 10uF Tantalum (note polarity)
  - () b. C21 10pF Mica 2%
  - () c. C4, C5 620pF Mica 2%
  - () d. C16 .0047uF Ceramic 20%
  - () e. C22 .01uF Ceramic 20%
  - () f. C23 .047uF Ceramic 20%
  - () g. C2, C3, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C18, C19, C24, C25, C26, C27, C28 - .1 Ceramic 20%
  - () h. C20 1uF Tantalum 20% (note polarity)
- () 6. Install the three display modules at U1, U2, and U3.

  Make sure that the decimal point on the display is oriented away from the edge of the PC board.



- () 7. Install the LED at DS1 observing the cathode orientation (the flat portion of the LED housing is the cathode).
- () 8. Install transistors Q1, Q2, Q3, Q4, Q5, Q5, and Q7 observing the proper orientation marked on the pc board.

  TYP∈ #1

BOARD HOLE PRITERN


E O

B O

TYPE #2

OFE PIN

- ( ) 9. Install the Crystal at location Y1.
- ( ) 10. Install the two audio jacks J1 and J2 in ¼ in. holes.
  On J2 connect the TIP to the pad with "A" next to it.
  Connect the SLV terminal to the "G" pad as shown.
  On J1 connect the TIP to the pad with "E" next to it and the SLV terminal to the "G" pad.



( ) 11. Install the Push Button Switch at S1.

- ( ) 12. Install the two Toggle Switches at S2 and S3.
- () 13. Install a switch bank at locations S4-S27 and lock down with the plastic nuts provided. Make sure that the switch bank is securely mounted against the pc board before soldering it in. Make sure that the switch leads are coming straight out of the switch body for easier assembly.
- ( ) 14. Mount the keytops using the layout given in the following sketch:

PROM PROG	CASS LOAD	CASS DUMP	BREAK POINT	
MEM EXAM	PORT EXAM	REG EXAM	REG ' EXAM	
7	8	9	A	NEXT
4	5	6	В	MON
1	2	3	C	SINGLE STEP
0	F	E	D	EXEC

- 2-3 VOLTAGE CHECK
- () 1. Connect a +5v±5% power supply capable of supplying at least 1 Ampere to the designated points on the left hand side of the board.
- () 2. Measure the power at socket U35--pin 16 should be +5v with pin 8 being ground. Do not proceed past this point until this voltage reading is correct.

  Remove the power from the board.
- () 3. Install the IC's in their sockets observing pin 1 designation (small solder spot on PC board).
  - () a. U4, U5, U6 75452
  - () b. U7 339
  - () c. U9 MK3880 Z80-CPU
  - ( ) d. U10 MK3882 Z80-CTC
  - () e. U8 MK3881 Z80-PIO
  - ( ) f. U11, U12 74LS273
  - () g. U13, U48 74LS244
  - () h. U14 14013
  - () i. U15 14538
  - ( ) j. U24, U25, U26, U27, U28,

U29, U30, U31 21L02

- ( ) k. U32 8316/2316 ZBUG ROM
- ( ) 1. U35, U47 74LS138
- () m. U36 74LS08
- () n. U37, U44 74LS04

- () o. U39, U40, U46 74LS32 () p. U41, U42 74LS74 () q. U45 74LS02 () r. U43 7404
- () 4. Double check all IC's for proper orientation and location.
- () 5. Make sure S3 is in the MONITOR RST position. Apply power to the board (5v±5%) and depress the Reset switch (S1). A "-" should appear on the display indicating the kit is alive and well. If this is the case, read Section 3 concerning the ZBUG Monitor commands.
- () 6. If the prompt "-" does not come up, remove the power and carefully inspect the underside of the board for cold solder joints, unsoldered joints, and solder shorts. Experience has found these problems to be the most likely cause of kit malfunction.
- () 7. If the kit still fails to operate and you do not have the equipment available to diagnose the problem contact your dealer or S.D. Systems for further instructions.

## SECTION 3

#### ZBUG MONITOR DESCRIPTION

# 3-1 INTRODUCTION

The ZBUG Monitor program is a 2048 byte program written for the Z80 which allows the user to enter and debug machine level Z80 programs. This program is supplied in a mask programmed Read Only Memory (ROM) in the Z80 STARTER KIT. ZBUG Monitor uses a Hexadecimal keyboard for data entry and a six digit Hexadecimal display for data readout. Also included in ZBUG are Load and Dump programs which allow inexpensive audio cassette recorders to be used for storage of programs. An EPROM Programmer for 2716/2758 EPROMs is included so that user's programs can be placed in these non-volatile memory devices for on-line use at any time. Advanced diagnostic capability such as multiple Breakpoints, Instruction Single Step, and Z80-CPU Register display/modification provides the user with diagnostic capability normally found only in expensive development equipment. The ZBUG Monitor provides the user with a Hexadecimal arithmetic capability which makes the Z80's relative addressing mode easy to use. In summary, the ZBUG Monitor provides the user of the Z80 STARTER KIT with complete control over the execution and debug of the program being developed and provides for non-volatile data or program storage in either EPROM or cassette tape. The use of ZBUG is described in the following paragraphs.

## 3-2 RESET PUSH BUTTON

The RESET push button near the top center of the Z80 STARTER KIT forces the Z80-CPU to reset and begin program execution at address 0000H. The ZBUG Monitor is located in the lower 2K bytes of the address space so that a RESET of the Z80-CPU will restart to the ZBUG Monitor. The ZBUG Monitor initializes the user's Stack Pointer to 23COH, initializes RAM variables, and if switch S3 is set to the MONITOR RESTART position the ZBUG Monitor places the prompt symbol "-" on the left hand display and begins scanning the keyboard for an entry. If switch S3 is in the PROM1 RESTART position, the ZBUG Monitor automatically vectors the program execution after reset to PROM1 at address 0800H, providing a means to do a power-up restart to a user's program in PROM1. This feature can be useful if the Z80 STARTER KIT is being used in a dedicated control application and it is desired to always restart to the control program in PROM1. Interrupts are disabled in the Z80-CPU and a Mode O interrupt is selected upon reset. Active interrupts in Mode 2 will normally be selected by instructions in a user's program.

# 3-3 MONITOR

The purpose of the MONitor key is to suspend program execution and to return control to that portion of ZBUG that scans the keys for a new input or command. While RESET will also return control to ZBUG, the MON key preserves the status of the Z80-CPU registers and ZBUG RAM variables. The MON

key is used in one of two basic ways: first it is used to cancel or terminate a previous command or data entry. Depressing of the MON key will terminate a partial or complete data entry or will allow one to exit a command mode such as Port Examine or Memory Examine. Second, the MON key has been designed to produce a Non-Maskable Interrupt to the Z80-CPU whenever it is depressed while the Z80-CPU is executing a user's program. This feature is very useful in trouble shooting: e.g. if the processor has executed a Halt instruction or has gone "out into the weeds" due to a faulty program, the MON key allows the user to return to ZBUG while saving the Z80-CPU registers so that it can be determined where the Z80-CPU was executing at the time the MON key was depressed. Whenever the MON key is depressed the Prompt symbol "-" will be displayed on the left hand display. Make sure this prompt symbol is displayed before a new mode of operation is attempted.

#### 3-4 MEMORY EXAMINE

The MEM EXAM key is used to examine and change memory locations. The first step in using the MEM EXAM key is to enter four Hex digits (0 through F) representing the memory address desired. Enter the address high digit first and it will be registered on the address displays as it is entered. When all four address digits have been entered, press the MEM EXAM key and the data in that memory location will appear on the data displays. If the MEM EXAM key is depressed before

four hex digits have been entered, no data will be displayed and ZBUG will wait for the remaining address digit(s). Depressing the NEXT key will cause the memory address to increment by one and the data display will update corresponding to the new address. At any time there are six digits showing (four address, two data) new data can be entered into that memory address by simply entering two more hex digits. The data display will not update until both digits have been entered because ZBUG first writes data into the memory, then reads it back to the data display. This is done in order to display to the user the actual data taken by memory so that attempts to change ROM or non-existant memory will be noticed by the user. Continual depressing of the MEM EXAM key will re-read and re-display the contents of the address displayed.

# 3-5 PORT EXAMINE

The PORT EXAM key is used to examine and change port locations. The first step in using the PORT EXAM key is to enter two hex digits (there are 256 port addresses in the Z80 architecture) representing the port address desired. Enter the address high digit first and it will be registered on the address displays as it is entered. When both address digits have been entered, press the PORT EXAM key and the data at that port location will appear on the data displays. If the PORT EXAM key is depressed before two address digits have been entered, no data will be displayed and ZBUG will wait for the remaining address digit. Depressing the NEXT key will cause

the port address to increment by one and the data display will update corresponding to the new address. Any time there are four digits showing (two address, two data), new data can be entered into that port address by simply entering two more hex digits. Depressing the NEXT key will cause the port address to increment by one and the data display will update corresponding to the new address. Continual depressing of the PORT EXAM key will re-read and re-display the contents of the port address displayed. This can be useful with the Z80-CTC because the down counter can be observed counting by using this technique. The Port Examine mode can be aborted at any time by depressing the MON key.

# 3-6 REGISTER EXAMINE

The following registers can be examined and changed by use of the REG EXAM key: A, B, C, D, E, F, H, L, I, IFF, PC, IX, and IY. The Stack Pointer can be examined with this key but it cannot be changed. Depress the data key corresponding to the register desired followed by the REG EXAM key. The display will show the register selected and its value. The values displayed come from the "User's Register Map" area of RAM and are unloaded from the Z80-CPU whenever a breakpoint is encountered, a single step is commanded, or the MON key is depressed. To change the value shown for a register simply enter two digits of new data (four digits for IX, IY, and PC). IFF is the state of the Interrupt Flip Flop inside the Z80-CPU (a value of 00 means that interrupts are disabled and a

value of 04 means that interrupts are enabled). This mode of operation can be aborted at any time by depressing the MON key. Whenever an execution or a single step is commanded, the Z80-CPU registers will be initialized with the values from the "User's Register Map", allowing the user to modify registers before execution begins.

# 3-7 ALTERNATE REGISTER EXAMINE

The following registers can be examined and changed by the use of the ALT REG EXAM key: A', B', C', D', E', F', H', and L'. The prime mark is another designation for the alternate register set. Depress the data key corresponding to the register desired followed by the REG EXAM' key. The display will show the register selected and its value. The values displayed come from the "User's Register Map" area of RAM and are unloaded from the Z80-CPU whenever a breakpoint is encountered, a single step is commanded, or the MON key is depressed. to change the value shown for a register simply enter two digits of new data. This mode of operation can be aborted at any time by depressing the MON key. Whenever an execution or a single step is commanded, the Z80-CPU registers will be initialized with the values from the "User's Register Map" allowing the user to modify registers before execution begins.

#### 3-8 BREAKPOINTS

The ZBUG Monitor has the capability to set up to five breakpoints in any user's program that is executing out of

The method of breakpointing is to exchange the user's RAM. Op Code with a RST8 (CFH) and to preserve the user's Op Code in a table of breakpoint addresses and Op Codes (BPTAB). Whenever a breakpoint is set it is entered into the table and then a RST8 inserted into the user's code just before execution of the user's code. Upon encountering a breakpoint, control is returned to ZBUG through the RST8 and all Z80-CPU registers are preserved in the "User's Register Map". All RST8 instructions are removed and replaced by the user's Op Codes which have been saved in BPTAB. This is done so that whenever control is transferred to ZBUG, all user code is intact and can be examined and modified by the MEM EXAM command. Breakpoints are set by entering the four digit address of the Op Code at which the breakpoint is desired, followed by the BREAKPOINT key. When setting a breakpoint at a two byte Op Code, the address of the first byte of the Op Code must be used as the breakpoint address. The display will show the address entered after the BREAKPOINT key is released to indicate that the breakpoint has been accapted. To enter another breakpoint press the MON key to get the prompt sign, followed by a new four digit address and then the BREAKPOINT key. Should an attempt be made to enter more than five breakpoints. ZBUG will notify the user by not displaying the address after the BREAK-POINT key is released and instead will display the prompt sign. The five breakpoints already entered are left intact.

Breakpoints can be canceled at any time in one of three ways: First, if the breakpoint key is depressed before four

address digits have been entered, all breakpoints will be can-Thus, when the prompt sign is being disceled or removed. played, depressing the BREAKPOINT key will clear all previous entrys. Second, use of the SINGLE STEP key will cancel or remove all existing breakpoints. Third, depressing the RESET push button will cancel or remove all breakpoints. Use of the MON key has no effect on breakpoints with the following excep-The only way the ZBUG Monitor will restore the user's Op Codes is if it is entered through the RST8 instruction. Should the MON key be used to abort execution of the user's code (because the user's code has a HALT instruction, it is hung in a loop, or just "out in the weeds") the RST8 breakpoint instructions will be left imbedded in the user's code. The addresses of the breakpoints can be determined by examining the BPTAB table (23E4H) - the format of this table is first breakpoint address high byte, first address low byte, first Op Code, second address high byte, etc. The number of breakpoints currently active is contained in BFLG (23F4H).

# 3-9 SINGLE STEP

The SINGLE STEP command key provides the user with the capability to execute the program under development one <u>in</u>
<u>struction</u> at a time - returning to the ZBUG Monitor after each instruction for examination of registers, memory, ports, etc.

Single step can be used on programs in RAM, ROM, or EPROM because no modification of user's code is required. One channel of the Z80-CTC is used to produce a pulse on the Non-Maskable

interrupt input to the Z80-CPU at the beginning of the first instruction, thereby returning the Z80-CPU to the ZBUG Monitor, As with breakpoints, all Z80-CPU registers are preserved in the "User's Register Map" after the one instruction has been executed.

The instruction that will be executed is the one pointed to by the PC in the "User's Register Map" and can be examined or changed by using the Register Examine Mode. Depressing the SINGLE STEP key will re-load all Z80-CPU registers from the "User's Register Map" and execute one instruction. Z80-CPU will return to the ZBUG Monitor through 66H (NMI address) and ZBUG will save all Z80-CPU registers in the "User's Register Map" portion of memory. The address of the next instruction to be executed is displayed in the Address displays and the current state of the Accumulator is displayed in the Data displays. By repeatedly depressing the SINGLE STEP key, the user can step through the program under development, viewing the address of the next instruction to be executed (very useful for conditional Jumps and Calls) and the current contents of the Accumulator. Other registers can be examined or changed by depressing the MON key, followed by the appropriate Register Examine keys. Use of the SINGLE STEP key will cancel or remove any breakpoints inserted to date.

# 3-10 EXECUTE

The EXECute key allows the user to command the Z80-CPU to begin execution of a user's program in either RAM, ROM,

or EPROM. Two modes of operation are provided: Proceed from the current address, or Execute from the address entered and shown on the display. The Proceed mode uses the Program Counter saved in the "User's Register Map" as the beginning point of execution. To use this mode simply depress the EXEC key and execution will begin at the address displayed by the PC key in the Register Examine mode. This mode is very useful to resume execution (Proceed) after hitting a Breakpoint or after using the Single Step mode. To execute from the beginning of a program, enter the four digits of the desired starting address followed by the EXEC key. Once execution has been started, control will remain in the user's program until a breakpoint is hit or until the MON abort key is used.

# 3-11 CASSETTE DUMP

This mode of operation is used to save volatile programs or information in the RAM on inexpensive cassette tape using the Kansas City Standard recording technique. Experience has shown that this mode can be used with most recorders and audio cassette tape on the market. Should you be buying an audio recorder to use with this mode, a Panasonic Model No. RQ-309DS is recommended. Radio Shack Realistic C-30 cassettes (Cat. No. 44-601A) can be used for inexpensive cassette tapes. Connect the recorder to the Z80 STARTER KIT using an audio patch cord (also available at Radio Shack) connecting the "AUX" connector on the Z80 STARTER KIT to the "AUXILIARY" or "MIC" input of the tape recorder. Once the data to be saved is in RAM, set

up memory locations 23COH-23C3H with the starting and ending address of the memory locations to be saved using the following procedure:

- 1) Place tape to be recorded into tape recorder and rewind fully.
- 2) Using the Memory Examine mode, enter the starting address of the memory locations to be saved into 23C0H and 23C1H (high byte into 23C0H and low byte into 23C1H).
- 3) Using the Memory Examine mode, enter the address of the last RAM location to be saved into 23C2H and 23C3H (high byte to 23C2H and low byte to 23C3H).
- 4) Make sure the prompt symbol is being displayed and depress the CASS DUMP key, followed by turning the recorder on in the record mode. The prompt will disappear.
- 5) No volume adjustments are required as this is handled by the AGC of the recorder. When the Dump is completed, the prompt sign will reappear, indicating that the Dump is complete and that the recorder can be shut off. At least 30 seconds will be required for a Dump see the following for more details on the recording format.

The format used to record data on the cassette tape adheres to two standards: the Kansas City Standard for recording "1's" and "0's" and the Intel Hex Format for recording

blocks of data - both of these standards will be explained in the following paragraphs.

The Kansas City Standard was formulated on November 7 and 8 of 1975 at a symposium held in Kansas City, Mo. by <u>BYTE</u> Magazine. The purpose of this symposium was to standardize audio cassette recording techniques among the manufacturers of equipment being sold into the hobby market. The following list is a summary of the Kansas City Standard (to which the Z80 STARTER KIT adheres):

- 1) A mark (logical one) bit consists of eight cycles at a frequency of 2400Hz.
- 2) A space (logical zero) bit consists of four cycles at a frequency of 1200Hz.
- 3) A recorded character consists of a space as a start bit, seven or eight data bits, and two or more as stop bits. (The Z80 STARTER KIT uses a seven bit ASCII data character and one stop bit.)

  Consider 1 SPACE | Later 2 STARTER KIT uses a seven bit.
- 4) The seven ASCII data bits are organized least significant bit first, most significant bit last.
- 5) There will be at least a 30 second leader and a 5 second trailer on all data blocks.
- 6) Data rate is 300 baud (3.33 mSec bit width).
- 7) The contents of a data block are not specified.

Because the Kansas City Standard does not specify the contents of the data blocks recorded, another standard - the Intel Hex Format - has been selected to define the organization

of the data blocks. The following is a summary of the Intel
Hex Format:

- 1) Each record within a block of data starts with a colon(:) and ends with a carriage return and line feed.
- 2) All information is in ASCII (seven bits no parity).
- 3) Data Record Format

Byte 1	Colon(:) delimiter
2-3	Number of binary bytes in this
	record. The maximum is 16 bi-
	nary bytes (32 ASCII bytes).
4-5	Most significant byte of the
	start address of the data.
6-7	Least significant byte of the
	start address of the data.
8-9	ASCII zeros
10-	Data bytes in ASCII
Last two bytes -	Checksum of all bytes except
	the delimiter, carriage return,
	and line feed. The checksum is
	the negative of the binary sum
	of all bytes in the record.

Carriage return, Line feed

4) End-of-file Record

Byte 1 Colon(:) delimiter

2-3 ASCII zeros

4-5 ASCII zeros

- 6-7 ASCII zeros
- 8-9 Record type 01 (ASCII 0, ASCII 1)
- 10-11 Checksum

#### 3-12 CASSETTE LOAD

This mode of operation is used to load programs or information from cassette tape to RAM using the Kansas City Standard as the recording technique on the tape. To load a tape simply follow these steps:

- 1) Connect the recorder to the Z80 STARTER KIT using an audio patch cord to connect "MONITOR OUT" or "EARPHONE" to the connector marked "EAR" on the Z80 STARTER KIT.
- 2) Turn the recorder's tone control to maximum treble and minimum bass. Rewind the tape.
- 3) Turn the recorder's volume control to minimum volume.
- 4) Make sure the prompt is showing and depress the CASS LOAD key the prompt will disappear.
- 5) Increase the volume until the LOAD LED just lights and then increase the volume control about 20% more.

  The LED should stay lit during the load.
- 6) If the load is successful (i.e. all checksums have been verified) ZBUG will respond with the prompt symbol and the recorder can be shut off.
- 7) If a checksum error is detected during loading, the address of the next block of data will be shown on the display. All data up to the previous block of

- data had been loaded successfully. Try to load the tape again and verify the volume and tone control settings.
- 8) The LOAD LED can be used to index into several records on the same cassette, as it will light when data is present on the tape and go off during inter-record gaps. This feature will allow the user to put several programs on the same cassette tape.

#### 3-13 EPROM PROGRAMMER

The EPROM Programmer moves data from RAM at address 2000H to a 2716/2758 five volt only EPROM in socket PROM2 (address 1000H). To program an EPROM requires an auxiliary power supply of +25±1 volts capable of supplying at least 30mA of current. This power supply should be connected to the Z80 STARTER KIT at the designated spot on the left hand edge of the board. The EPROM to be programmed should be erased and then placed in socket PROM2 with the power turned off. Turn on both the +5v and +25v supplies and then load the desired data into RAM using the Memory Examine mode or the Cassette Load mode. Make sure a prompt character is being displayed. If it is not, depress the MON key. Enter a four digit hex number (high digit first) representing the number of bytes to be transferred from RAM to PROM1. Place switch S2 in the PGM position and depress the PROM PROG key, which will cause the display to go dark. After programming, ZBUG will respond with one of two indications. The first and most likely indication

is the return of the prompt character which indicates that the EPROM has been programmed and verified to be exactly like RAM. The second indication possible is a four digit address of the first location in EPROM that doesn't agree with RAM and the data in EPROM at that address. By pressing the NEXT key, ZBUG will continue checking the EPROM against RAM and will display the next EPROM address where the data doesn't match. This error indication is caused by an attempt to program an un-erased EPROM or an attempt to program a faulty EPROM. Return switch S2 to the READ position after programming is completed.

The EPROM programmer inserts Wait states of 52.5 mSec in duration (timing pulses generated by the Z80-CTC) and will suspend the Z80-CPU's refresh of dynamic memories during EPROM programming. This has no effect on the Z80 STARTER KIT but is mentioned should the user be experimenting with dynamic memories.

The top 110 bytes of RAM are used for system RAM (see Memory Map discussion - Section 3-18) and cannot be used to hold data to be transferred to the EPROM Programmer. Should an advanced user desire to remove this restriction, a new EPROM Programmer routine could be written based on ZBUG routine CCS12 (see listing in Appendix) and placed into EPROM in the PROM1 socket. By this means an advanced user of the Z80 STARTER KIT could modify the EPROM Programmer to move data from anywhere in RAM to EPROM in the PROM2 socket. The availability of an EPROM Programmer and inexpensive five volt only EPROMs

allows an advanced user the capability to easily expand and enhance ZBUG to suit a particular need. (See example 5-6.)

## 3-14 NEXT KEY

The NEXT key is used in conjunction with three modes of operation: Memory Examine, Port Examine, and next EPROM Programmer error. In the Memory and Port Examine modes the NEXT key selects the next sequential memory or port location and automatically displays its contents. If there should be errors during the programming of an EPROM, the NEXT key can be used to step through the errors. (An error is where the contents of EPROM are different from the RAM locations providing the data - 2000H and above.) Errors during EPROM Programming are caused by an attempt to program an EPROM which hasn't been erased or by an attempt to program a defective EPROM.

#### 3-15 RELATIVE OFFSET CALCULATION

One of the enhanced features of the Z80 Microprocessor is the Relative Addressing Mode. In this mode the next address is determined by the addition of a two's complement offset to the current address. The Relative Jumps (JR) use this addressing mode with a one byte Op Code followed by the two's complement offset. When programming at the machine level (no Assembler is used), the calculation of this offset requires the user to do addition and subtraction in hexadecimal, which can be error prone. In order to make the Relative Addressing Mode easy to use (as it should be), an automatic

offset calculation routine has been included in the ZBUG Monitor. This routine will automatically calculate the correct offset for Relative Addressing and place it in the proper location in RAM.

To use this feature of ZBUG proceed as follows: First. using the Register Examine mode, initialize HL to the address of the Op Code at the destination of the Relative Jump (high byte to H). Second; set DE to the address of the Relative Op Code (high byte to D). Third, execute the Relative Offset routine at address OOCOH using the ZBUG's Execute command. Note the similarity between this address and the initial value of the Stack Pointer (23COH); this was done to make both addresses easier to remember. This display will contain the offset that was calculated and placed into RAM in the low byte of the Address display and either 00 or FF in the high byte of the Address display. Should any other value appear in the high byte of the Address display, it is an indication that the Relative Offset was outside the Z80's legal range and therefore invalid.

### 3-16 RST INSTRUCTIONS

The Z80 instruction set has eight restart instruction addresses and an NMI vector address. The hardware reset address (0000H) is used as the entry point into ZBUG so that on power-up the Z80 automatically starts executing ZBUG. The NMI vector address (0066H) is used by the MON key's Abort function and provides a method to always gain control of the Z80

from the keyboard. One restart address (0008H) is used to provide the breakpoint capability and as such cannot be used. The other six restart instruction addresses (RST16, RST24, RST32, RST40, RST48, and RST56) are available for use. These one byte instructions, when executed, save the program counter on the stack and then vector to one of the following addresses: 0010H, 0018H, 0020H, 0028H, 0030H, 0038H - same order as above. Since these address locations are in the ZBUG Monitor ROM, jumps have been placed in ZBUG to jump to specific locations in RAM where the user can place another Jump to anywhere desired. The following table is a summary of the mapping to RAM of the free Restart instructions:

Instruction	Op Code	ZBUG ROM Address	RAM address
RST 0	С7Н	0000Н	
RST 8	CFH	0008Н	
RST 16	D7H	00 <b>1</b> 0H	23C4H
RST 24	DFH	00 <b>1</b> 8H	23С7Н
RST 32	Е7Н	0020Н	23CAH
RST 40	EFH	0028Н	23CDH
RST 48	F7H	0030Н	23D0H
RST 56	FFH	0038н	23D3H

For example, if an RST 32 (E7H) instruction is used in a program, the Z80-CPU will first save the Program Counter and then go to address 0020H. This address is in the ZBUG Monitor ROM and contains a Jump instruction to RAM location 23CAH. The

user may place any one to three byte instruction desired at this location, however, a three byte Jump would probably be used in most cases.

## 3-17 CTC CHANNEL ZERO INTERRUPTS

Within a user program both the Z80-PIO and Z80-CTC interrupt vectors can be set up as desired. However, should it be desired to use Channel zero of the CTC while the ZBUG Monitor is using the other three channels (Channel 1 is used for Cassette Dump timing, Channel 2 is used for EPROM Programmer timing, and Channel 3 is used for Cassette Load timing) the following provisions have been made. Since the four CTC Channel vectors are related (see Z80-CTC Technical Manual for further details) a provision has been made in ZBUG to map the Channel O interrupt into RAM where a Jump to the actual service routine can be placed. When setup by ZBUG, the CTC's Channel 0 will first go to a look up table at address 07F8H: where 23D6H has been placed. 23D6H would be the address of the first instruction to be executed after Channel O interrupts and is in RAM so that the user can place a jump at this address to the interrupt service routine.

### 3-18 MEMORY MAP - RAM USAGE

The ZBUG Monitor resides in the bottom 2K of memory (addresses 0000-07FFH) and uses the top 110 bytes of RAM. The memory map of the Z80 STARTER KIT is shipped is defined by the following:

2800Н 1	UNUSED
27FFH	OPTIONAL RAM
-2400H	1K BYTES U16-U23
→23FFH	ZBUG SCRATCH RAM
	AND
23C1H	BREAKPOINT TABLES
23COH	USER'S REGISTER MAP
23A9H	
23A8H	ZBUG STACK
2390Н	WORKING AREA
238FH	RAM AVAILABLE TO USER
2000H	
1FFFH	UNUSED
1800H	
17FFH	PROM PROGRAMMER
1000H	PROM2 SOCKET (U34)
OFFFH	PROM1 SOCKET (U33)
0800Н	
07FFH	ZBUG MONITOR
0000Н	

The two EPROM sockets reside just above the ZBUG ROM at 0800H and 1000H. In addition, the EPROM socket at address 1000H has the capability of programming EPROMs. The standard RAM memory begins at 2000H and is available to the user up to 2390H. RAM above this value is used by the ZBUG Monitor. From address 2390H to 23A8H is the ZBUG stack working area

where return addresses of subroutine calls and interrupts are saved as ZBUG is executed by the Z80-CPU. The User's Register Map resides from address 23A8H to 23COH. Whenever control is switched to the ZBUG Monitor, the state of the Z80-CPU is saved in this area. The registers can be examined and changed by using the REG EXAM and REG EXAM' keys. Whenever execution is transferred from ZBUG to a user's program, register values from this map are loaded into the CPU. From 23COH to 23FFH are scratch RAM Variables and a breakpoint table containing the addresses and Op Codes of active breakpoints.

## 3-19 ZBUG COMMAND SUMMARY

- DUMP Punch to audio cassette in Kansas City Standard Format.

  Memory block starting address at 23C0H and 23C1H, ending address at 23C2H and 23C3H.
- LOAD Load Kansas City Standard formatted audio cassette tape to memory.
- REGISTER DISPLAY Press key for desired register and then either REG EXAM or REG EXAM' for display of that register on the hex display. Change the register by entering new data.
- MEMORY EXAMINE Press keys for desired memory address (four digits required) and then the MEM EXAM key. The memory data will be displayed in the right hand two digits of the display. By entering two new digits, the memory location may be changed.

PORT EXAMINE - Enter a two digit port number followed by the

PORT EXAM key to display the port data in the right hand two digits of the display. By entering two new digits, the data at that port address will be changed.

- BREAKPOINT Enter a four digit address where the breakpoint is desired, followed by the BREAKPOINT key. Up to five breakpoints are allowed; if the address remains on the display after the BREAKPOINT key is pressed, then the breakpoint was installed. If the breakpoint was not installed, the display address will clear after the BREAKPOINT key is pressed. Clear all breakpoints by pressing BREAKPOINT key with no digit entry or by using single step.
- SINGLE STEP Initialize the Program Counter with a four digit address and press the SINGLE STEP key. The instruction at that address will be executed (after the CPU registers are restored for the register map) and the program counter plus the accumulator will be returned in the display. If no address is entered before the SINGLE STEP key is pressed, the instruction pointed to by the program counter in the register map will be executed. Repeated pressing of the SINGLE STEP key will single step down a user's program.
- MONITOR Pressing this key will force a restart of the ZBUG

  Monitor through an NMI interrupt and save all CPU registers. This is useful for getting the processor "out of the weeds".
- EXECUTE Entering a four digit address followed by the EXEC

key will cause the registers in the register map to be loaded into the CPU. The CPU will start executing the user's program at the entered address. If no address is entered, the CPU will start execution at the address pointed to be the program counter in the register map.

- PROGRAM Enter a four digit hex number to indicate the number of bytes of memory to be moved from RAM (starting at address 2000H) to EPROM (starting at address 1000H).

  Pressing the PROM PROG key will initiate the transfer.

  2716 or 2758 type EPROMs can be programmed.
- NEXT Opens next memory or port location for examination or change.
- HEX ARITHMETIC A hexadecimal arithmetic routine allows easy calculation of the relative offset required for relative jump instructions. Load HL with the address of the Op Code at the destination of the relative jump. Load DE with the address of the relative Op Code. Execute hex arithmetic routine at OOCOH and the hex result will appear in the display.

#### 3-20 SUBROUTINES CALLABLE IN ZBUG

Several general purpose subroutines were written to be used by the different functions of ZBUG. These programs are in the UTILITY section of the ZBUG listing in the Appendix. Several of these subroutines are listed below; an advanced user of the Z80 STARTER KIT can use these subroutines to simplify his programming task. For the inexperienced user, these

subroutines provide programming examples which can be analized to learn Z80 programming.

- 1) UIX3 Calling address is 0634H. This program adds three to the Index Register (IX) and decrements the B register. Registers affected are IX, B, and F.
- 2) UFOR1 Calling address is 063CH. IX points at two locations in memory and A contains two Hex digits to be written into memory (high nibble to (IX), low nibble to (IX+1)). Registers affected are A, B, and F.
- 3) D20MS Calling address is 064FH. This subroutine delays 20 mSec before returning to the caller. Registers affected are H, L, and F.
- 4) UABIN Calling address is 06B3H. Converts one ASCII character to its equivalent binary value. Registers used: A and F. ASCII character is in A upon calling and binary equivalent is also in A upon return.
- 5) UBASC Calling address is 06BBH. Converts one binary character in Accumulator to its equivalent ASCII character in the Accumulator. Registers used are A and F.

## SECTION 4

#### HARDWARE DESCRIPTION

#### 4-1 GENERAL

Figure 4-1 is a block diagram of the Z80 STARTER KIT.

Refer to this diagram and the schematic diagram in Appendix


I during the following discussion.

#### 4-2 CLOCK CIRCUITRY

The clock circuitry is set to run the Z80-CPU at slightly below 2 MHz for a 500 nSec T State. This was done to insure maximum compatibility with 8080A peripherals and to allow the use of inexpensive memories. The clock source is a crystal oscillator based on a 74LS04 (U43) running at 3.9936 MHz. This frequency was chosen because it is a multiple of both 1200/2400 Hz and the 300 Baud frequencies required for the Kansas City Standard audio cassette interface. This frequency is divided by two by U41 to form the 1.9968 MHz CPU clock. A 74LS04 gate with a 330 ohm pull-up resistor is used to drive the  $\overline{\Phi}$  inputs of all three Z80 devices.

### 4-3 Z80-CPU

The Z80-CPU is the "brains" behind the Z80 STARTER KIT and provides the major control signals to scan the display and keyboard as well as reading and writing memory. The Z80-CPU generates a 16-bit address bus, an 8-bit bi-directional data bus, and 8 control signals. These signals are all routed



to the wire wrap area and marked so that it will be easy for experimenters to add circuitry to the CPU bus. More information on this device can be found in the MOSTEK or Zilog Z80-CPU Technical Manual.

# 4-4 Z80-PIO

The Z80-PIO is a generalized parallel interface for the Z80 family. It supports fully interrupt driven software with two sets of handshake lines and an integral interrupt controller. Two 8-bit ports plus handshake lines are available on the PIO for interfacing parallel devices. These lines are brought to the wire wrap area for connection to custom circuitry. More information on the PIO can be found in the MOSTEK or Zilog Z80-PIO Technical Manual.

### 4-5 Z80-CTC

The Z80-CTC is a device which contains four independent 16-bit counters which may be used to divide down the ∮ clock, or as an event counter. The ZBUG Monitor heavily uses the CTC to implement Z80 STARTER KIT functions. CTC Ch. 0 is unused by ZBUG and is always available to the user. During ZBUG routines other CTC channels are used as follows:

CTC Ch. 1 Audio Cassette during Dump

CTC Ch. 2 Single Step and EPROM Programmer

CTC Ch. 3 Audio Cassette during Load

See Section 3-17 for a description of how to use CTC Ch. 0 while ZBUG is using the other channels. Whenever one of the

Channel counters counts through zero, a pulse is produced on the Zero Count Output line (ZCO). An input to each channel is the Clock/Trigger (C/TO) which can be used to initiate timing or as an external clock. Both of these signals for Channel O are brought to the wire wrap area. More information on the CTC can be found in the MOSTEK or Zilog Z8O-CTC Technical Manual.

### 4-6 KEYBOARD AND DISPLAY

The Hexidecimal display is scanned by the Z80-CPU under control of ZBUG. Data for the display is written to U12 (port address 88H), while the active display is selected by U11 (port address 8CH). Each display is left on for about 1 mSec and then new data is supplied to U12 and the next digit selected by U11. Q1-Q7 provide high current drive capability while U4, U5, and U6 provide high current sinking capability for digit selection. While U11 is scanning the display, it also scans the keyboard. U13 (port address 90H) is the keyboard input to the Z80-CPU data bus. As U11 scans the keyboard, data is input from U13 to determine if a key is closed. S3 (MONITOR/PROM1 RESTART) is sampled by U13 during the Monitor Reset sequence to determine if program execution should be directed to PROM1 or ZBUG.

#### 4-7 AUDIO CASSETTE INTERFACE

The Z80 STARTER KIT has a Kansas City Standard audio cassette interface. The data rate is 300 Baud and a "1" is

represented by a 2400Hz tone while a "0" is represented by a 1200Hz tone. There is a 30 second leader and a 5 second trailer of "1"'s on all records.

During a Load from an audio cassette tape player, the data from the player's Earphone jack is connected to J1. U7 is a combination limiting and squaring circuit to provide a non-distorted square wave to U15. Data amplitude from the player must be about 2 volts peak to peak and part of U7 is an LED driver to indicate when correct amplitude data is being received by U15. One-half of U15 and U14 form a frequency detector to discriminate between 1200Hz ("0") and 2400Hz ("1"). Pin 12 of U14 contains the demodulated data stream (similar to Asynchronous data used in data communications) and is gated onto the Z80-CPU bus by U13. The Z80-CPU and Z80-CTC under control of ZBUG become a software UART to receive this serial Asynchronous data and form parallel words which are then written to memory.

During a Dump of data from RAM to the audio cassette recorder, the CTC Channel 1 is set to generate either a 4800Hz pulse train ("1") on CTC-ZC1 or a 2400Hz pulse train ("0"). These two pulse trains are divided in half to form the proper square wave frequencies by one-half of U14. R31 and C16 filter out the high frequency components of this square wave to prevent distortion of the data by the tape recorder. J2 is normally connected to the C16 side of R34 and then to the Auxillary Input of the recorder. The crystal frequency of the system clock oscillator has been selected to be a multiple of

1200Hz (and 2400Hz) so that the CTC can generate these frequencies by simply dividing down the system clock  $(\phi)$ .

# 4-8 EPROM PROGRAMMER

In order to program 2758/2716 5 volt only EPROMs, correct address and data is applied to the EPROM, the Vpp pin is placed at +25 VDC,  $\overline{\text{CS}} = 1$ , and PD/PGM is pulsed high for 50-55 mSec. This is repeated for any address that is to be programmed. (Note: Texas Instruments has a three voltage 2Kx8 EPROM, also called the 2716, which will not work with this kit - the EPROMs must be 5 volt only.)

The technique used in the Z80 STARTER KIT to provide the necessary programming signals is described in the following: A Z80-CPU block move instruction (LDI) is used to move the data from locations in RAM to the EPROM Programming Socket (1000-17FFH). The Z80-CTC Channel 2 is set up to time out every 26 mSec. U42 and one-half of U41 form a synchronous counter clocked by the ZC2 output to time two outputs or 52 mSec. One-fourth of U45 decodes states of this counter to produce the 52 mSec positive pulse required by the EPROMs. This output is also inverted and applied to the WAIT input of the Z80-CPU to force the CPU to hold valid data and addresses during this 52 mSec pulse. The sequence of events to program one location is the following:

- 1) Synchronous counter enabled by PGM PULSE ENABLE being set to a "1".
- 2) CTC Channel 2 is set to time out after 26 mSec delay.

- 3) LDI instruction starts to write into address space decoded by PROM2 (1000-17FFH) causing PROM2 SEL to go low. Address and data are now valid on the PROM2 socket.
- 4) PROM2 SEL going low clocks one-half of U42 which makes PROM2 CS go high, PD/PGM goes high and Z80-CPU WAIT goes low.
- 5) Z80-CPU stays suspended in wait state until ZC2 times out twice (52 mSec), causing the timing chain to advance setting PD/PGM low and WAIT high, thereby releasing the Z80-CPU from the wait state. PGM PULSE ENABLE is set low, resetting the timing chain.

Note that when using the EPROM Programmer the Z80-CPU suspends memory refresh during this 52 mSec period, which may affect any dynamic memory circuitry being used with the KIT. The 21L02 memory used on the KIT is static, so this method of implementing the EPROM Programmer does not cause a problem.

Both 2758 and 2716 EPROMs can be programmed without any hardware modifications subject to the restrictions discussed in 3-13. This is because the 2758s available at the writing of this manual specify that A10 should be low (i.e. they were the lower half of a 2716 2Kx8 EPROM). Should 2758s be available with A10 specified as a "1", a jumper provision has been provided to allow strapping the A10 pin of sockets PROM2 (U34) and PROM1 (U33) either high, low, or to A10 of the Z80-CPU. (See schematic.) As shipped, the KIT has the CPU's A10 wired

to U33 and U34 so that 2716s will work. 2758s will also work in this configuration if they require A10 tied low.

# 4-9 MEMORY DECODING

Memory decoding is done by U35, which is a 74LS138 1 of 8 decoder. The lower 16K bytes (0000H-3FFFH) of the Z80's address space is fully decoded into 2K byte blocks. The following tables specify this memory decoding.

Chip Select	Memory Address Space	Connected to
<del>cso</del>	0000H-07FFH	ZBUG MONITOR
<del>CS1</del>	0800H-0FFFH	PROM1
<del>CS2</del>	1000H-17FFH	PPG-PROM2
<u> </u>	1800H-1FFFH	UNUSED
CS4	2000H-27FFH	RAM
<u> </u>	2800H-2FFFH	UNUSED
<del>CS6</del>	3000H-37FFH	UNUSED
CS7	3800H-3FFFH	UNUSED

All outputs of the decoder are connected through a 16-pin hole pattern (U38) compatible with a 16-pin socket and header allowing the user to easily modify addressing. Connections to U38 are as follows:

$$\frac{9}{\text{CSO}} - \frac{9}{\text{o}} - \frac{8}{\text{o}} = \frac{8}{\text{MON SEL}} \text{ (ZBUG MONITOR)}$$

$$\frac{10}{\text{o}} - \frac{7}{\text{o}} = \frac{7}{\text{PROM1 SEL}} \text{ (PROM1-U33)}$$

$$\frac{11}{\text{CS2}} - \frac{11}{\text{o}} - \frac{6}{\text{o}} = \frac{9}{\text{PROM2 SEL}} \text{ (PROM2-U34)}$$

$$\frac{12}{\text{CS3}} = \frac{12}{\text{o}} = \frac{3}{\text{mCS3}} \text{ (TO WIRE WRAP AREA)}$$

$$\frac{13}{\text{CS5}} = \frac{15}{\text{o}} = \frac{2}{\text{mCS5}}$$

$$\frac{16}{\text{CS6}} = \frac{16}{\text{o}} = \frac{1}{\text{o}} = \frac{1}{\text{mCS6}} \text{ (TO WIRE WRAP AREA)}$$

$$\frac{14}{\text{CS7}} = \frac{3}{\text{mCS7}}$$

16-pin hole pattern-jumpers in pc etch

By cutting the etch on the pc board and installing a 16-pin socket and header at U38, memory addressing can be modified; however, if changes to MON SEL, PROM2 SEL, or RAM SEL are made, then the ZBUG Monitor will not function correctly.

MCS3, MCS5, MCS6, and MCS7 are all brought out to the wire wrap area so that they can be used to select custom circuitry built in the wire wrap area.

## 4-10 PORT DECODING

I/O Ports are completely decoded into blocks of four by the 1 of 8 decoder at U47. The Z80-PIO and the Z80-CTC further decode the four address blocks into unique addresses. The following table shows this Port address decoding:

Port Select	Port Address Space	Connected to
PSO	80н-83н	Z80-PI0
PS1	84н-87н	Z80-CTC
PS2	88H-8BH	SEG LATCH
PS3	8CH-8FH	DIGIT LATCH

PS4	90Н-93Н	KB SEL
PS5	94н-97н	UNUSED
PS6	98н-9вн	UNUSED
PS7	9CH-9FH	UNUSED

 $\overline{PS5}$ ,  $\overline{PS6}$ , and  $\overline{PS7}$  are routed to the wire wrap area to be used as I/O decodes for custom circuitry. The following table is a further breakout of the addresses assigned to registers with the PIO and the CTC.

PORT ADDRESS	USED BY
80Н	A Data Register
8 <b>1</b> H	B Data Register
82H	A Control Register PIO
8 3Н	B Data Register
	·
84H	Channel 0 .
8 <i>5</i> H	Channel 1
86н	Channel 2
87Н	Channel 3

### 4-11 SYSTEM RAM

1024 bytes of 21L02-1 RAM located at U24-31 are standard with the KIT. Provision has been made to add an additional 1K bytes of RAM in locations U16-U23 with eight additional 21L02-1 (500 nSec). The use of part of the standard RAM for ZBUG scratch and stack is detailed in Section 3-18. Data

from the RAM is gated onto the Z80-CPU bus using a 74LS244 Hex buffer (U48).

### 4-12 SINGLE STEP LOGIC

The Z80 STARTER KIT has a "hardware single step" which means that the Single Step command operates on programs located either in RAM or EPROM/ROM. Channel 2 of the CTC is used to produce a pulse at the beginning of the first user's instruction after Single Step is commanded. This pulse (ZC2) is routed through gates U44 and U45 to the Non-Maskable Interrupt (NMI) input of Z80-CPU. The NMI input is always recognized at the end of the current instruction, and vectors the CPU to address 66H, which is in the ZBUG Monitor. ZBUG preserves all CPU registers and displays the current program counter location and Accumulator contents on the display.

### 4-13 PROM1 RESTART

When a RESET is applied to the Z80-CPU, the ZBUG Monitor checks the position of S3. If S3 is set to MONITOR RESTART, then ZBUG will place the prompt symbol on the display and scan the keyboard for a command. If S3 is in the PROM1 RESTART position, then the ZBUG Monitor automatically vectors the program execution after Reset to PROM1 at address 0800H. This feature provides a means to Restart to a user's program without having to enter commands through the keyboard.

## 4-14 INTERRUPT DAISY CHAIN

All Z80 family peripheral devices have built-in interrupt control circuitry, so that no dedicated interrupt controller is required. Priority of interrupts is determined by a daisy chain running between Z80 peripheral devices (IEI-input, IEO-output). On the Z80 STARTER KIT the CTC has been given highest priority, with the PIO next in line. The output of the daisy chain is brought to the wire wrap area (marked IEO) and can be used to continue the daisy chain should additional Z80 peripherals be added. Refer to Z80 Technical Manuals for additional information on the daisy chain interrupt structure.

#### 4-15 S-100 BUS INTERFACE

Provision has been made on the KIT to add two 100 pin connectors, which have been pre-wired to a S-100 configuration. This interface is compatible with general static memory or I/O expansion cards. Specifically this interface is directly compatible with the S.D. Systems' 4K byte Static RAM cards, but not with the EXPANDORAM modules. Interface with modules that require specific 8080A signals such as SYNC, INTA, DBIN, POC, PWR, and PRD may require addition of some logic to the wire wrap area and/or the wiring of additional signals to the S-100 connectors. Refer to the KIT schematic for the exact connections to these S-100 connectors. Power (+8v, ±18v) can be connected to the S-100 connectors via the appropriate pads at the top of the KIT.

# 4-16 WIRE WRAP AREA

The wire wrap area has room for about 25-30 additional IC's for experimentation, memory expansion, video interface, etc. Power and ground are alternated on the bottom side so that each IC is close to a low impedance power source and ground, thereby reducing noise problems in user's circuitry. Z80-CPU, PIO, and decoded system signals have been placed near the wire wrap area so that by installing wire wrap pins in the holes provided, it will be easy to connect user's circuitry to the Z80 bus signals.

# SECTION 5

### EXAMPLE PROGRAMS

# 5-1 USING ZBUG COMMANDS

In the examples that follow, all user's key entries are underlined, while ZBUG responses are not underlined. ZBUG Commands will be used to execute the following program:

ORG 2000H

2000 3E AA LD A, OAAH ; load A with AA

2002 06 BB LD B, OBBH ; load B with BB

2004 76 HALT ; Z80-CPU HALT

# Display/Keyboard

2004 XX 76 NEXT MON

# Explanation

Turn on Z80 STARTER KIT, press

RESET - S1

2000	MEM EXAM	0pen	location	2000	with	MEM
2000	XX		EXAM key	<b>-</b> lo	cation	n has
			random va	alue :	XX.	

2000	XX <u>3E</u>	NEXT	Enter program using NEXT key
2001	XX <u>AA</u>	NEXT	to advance to next memory
2002	хх <u>об</u>	NEXT	location.
2003	XX BB	NEXT	

- <u>А</u> А	REG EXAM XX MON	Examine register A's contents which are undefined.
- В ъ	REG EXAM XX MON	Examine register B's contents which are undefined.
- 20	002 BREAKPOINT MON	Set Breakpoint at location 2002.
- <u>20</u>	000 EXEC	Execute program starting at address 2000.
2002	AA	ZBUG responds with address of next instruction and value of Accumulator - Note ef- fect of first instruction.
2002	AA SINGLE STEP	Command execution of one in- struction at 2002.
2004	AA <u>MON</u>	Next instruction is at 2004, cancel Single Step Mode with MON.
- <u>B</u>	REG EXAM	
b bl	D <u>MON</u>	Examine B register, it now contains bb due to execution

of second instruction.

Cancel Register Examine
Mode with MON.

- PC REG EXAM Examine current Program Counter

value.

1 20 04 MON PC is at 2004 which is the HALT

instruction. Cancel mode

with MON.

- 2000 <u>EXEC</u> Start from beginning of program

and execute.

Display dark MON Program runs down to HALT instruc-

tion - Z80-CPU is not in
ZBUG Monitor, so display is
dark. The one breakpoint
was removed by the Single
Step operation. Press MON

key to abort user's program

and regain control.

- 1 REG EXAM

1 2005 MON

Look at PC, it is now pointing to the instruction after the HALT which is outside the program. Cancel mode.

# 5-2 CALCULATING RELATIVE ADDRESS

The following program requires the calculation of a Relative Address (2's complement Hexadecimal subtraction).

		ORG 2000H
2000	3E 00	LD A,OOH
2002	06 05	LD B,05H
2004	3C LOOP:	INC A
2005	10 _	DJNZ LOOP-\$
2007	76	HALT

-	2000	MEM EXAM	Enter the program.
2000	XX	3E NEXT	
2001	XX	OO NEXT	
2002	XX	06 NEXT	
2003	XX	05 NEXT	
2004	XX	3C NEXT	
2005	xx	10 NEXT	
2006	XX	<u>NEXT</u>	Do not enter 2006 as this is
2007	XX	<u>76 MON</u>	the Relative Offset to
			be calculated.

- <u>H</u> <u>REG EXAM</u>
- 7 XX <u>20 MON</u> Destination Op Code is at 2004 which is loaded into HL.
- L REG EXAM
- 8 XX <u>04 MON</u>

- <u>D</u> <u>REG EXAM</u> d XX <u>20 MON</u>	Relative Op Code (DJNZ) is at 2005 which is loaded into DE.
E XX <u>05 MON</u>	
- OOCO EXEC	Execute Relative address calculation program at 0000H.
FF Fd <u>MON</u>	FF indicates a valid offset and Fd is the offset value.
- <u>2006 MEM EXAM</u> 2006 Fd <u>MON</u>	Examine 2006 to see if offset got placed into memory - it did! Cancel with MON.
- 1 REG EXAM	Set Program Counter to begin-
1 XXXX <u>2000 MON</u>	ning of program.
- <u>SINGLE STEP</u> 2002 00 <u>SINGLE STEP</u>	Single Step down program.
2004 00 SINGLE STEP	
2005 01 SINGLE STEP	First INC A

Loop back

2004 01 SINGLE STEP

2007	02	CINCIE CMED	Second INC A
2005	02	SINGLE STEP	Second INC A
2004	02	SINGLE STEP	Loop back
2005	03	SINGLE STEP	Third INC A
2004	03	SINGLE STEP	Loop back
2005	04	SINGLE STEP	Fourth INC A
2004	04	SINGLE STEP	Loop back
2005	05	SINGLE STEP MON	Fifth INC A
<u>-</u> <u>В</u>	REG	EXAM	
b 01	MOI	<u>N</u>	B has been decremented down
			to 1.
- <u>SII</u>	NGLE	STEP	Decrement B and Jump if not
2007	05	MON	zero - B is now zero so
			we fell through to next
			instruction at 2007.
-			ZBUG waits for new command.

## 5-3 WRITING TO THE DISPLAY

The following program causes the character "8" to move from right to left across the display.

	205	1	,				
6-3	2000	3E	00		LD	A,00H	
	2002	D3	88 -		OUT	(88H),A	;ACTIVATE ALL SEGMENTS
	2004	3E	01 <	_	LD	A,01H	
->	2006	'D3	8C	LOOP:	OUT	(8CH),A	;SELECT FIRST DIGIT
	2008	CD	4F	06	CALL	D20MS	
	200B	CD	4F	06	CALL	D20MS	
	200E	CD	4F	06	CALL	D20MS	4—
	2011	CD	4F	06	CALL	D20MS	
	2014	CD		06	CALL	D20MS	; DELAY APPROX 100MS
$\mathcal{I}$	2217 2017	07	w tX		RLCA		;ROTATE TO NEXT DIGIT
	2018	18	EC		JR	L00P-\$	;LOOP BACK

Enter the program and Execute address 2000. Use MON key to return to ZBUG. This is not a good program to Single Step through, as the Single Step routines use the display which destroys the "8" character loaded in the first two instructions.

# 5-4 INTERRUPT DRIVEN DELAY

The following program uses Channel zero of the Z80-CTC to interrupt after a fixed delay, rather than the software timing loop (D20MS) used in the previous example. This program uses the Z80 Mode 2 interrupts in which the interrupting device sends in a vector during the Interrupt Acknowledge

cycle. The vector is used with the CPU's I register to form a pointer to a table which contains the address of the interrupt service routine. Refer to the Z80-CPU and the Z80-CTC Technical Manuals for a complete description of Z80 interrupts.

Load the program and double check that it is entered correctly. Follow these steps to test the program:

- 1) Load PC with 2000 and Single Step Down the program.

  Stop when you get to address 2200 (the interrupt service routine).
- 2) Single Step a few more times and notice that the Accumulator is rotated left every time address 2201 is executed (remember the address display is the NEXT instruction to be executed).
- 3) Stop Single Stepping with address 2201 showing. Hit the MON key and look at the Stack Pointer. (SP followed by REG EXAM.) It is at 22FE decremented two from the initial value of 2300. Check the contents of 22FE and 22FF, where you will find 18 and 20, which is the return address.
- 4) Hit MON and then Single Step until 2018 shows on the display. Now look at the Stack Pointer again it is now 2300, as we have executed the RET1 instruction and recovered the return address address from the stack.
- 5) Set a BREAKPOINT at 2200 and Execute from 2000. Continually hit the EXEC key and note that the

Accumulator is rotated left once each time the breakpoint is encountered. Reset using S1 to clear CTC.

# ; INTERRUPT DRIVEN DELAY

; INTERRUPT	DKIAFM D	зь <b>а</b> х					
		ORG	2000Н				
2000 3E 21		LD	A,21H				
2002 ED 47		LD	I,A	;INITIAL	IZE I	=21	
2004 31 00	23	LD	SP,2300H	; INITIAL	IZE S	TACK POIN	rer
2007 3E 00		LD	A,00H				
2009 D3 84		LD	(84H),A	;CTC VEC	TOR		
200B 3E A5		LD	А, 🕻 А 5 Н				
200D D3 84		OUT	(84H),A	; CONFIGU	RE CT	C-SEE PAGI	E 26
				;OF MICR	O REF	ERENCE MAI	NUAL
200F 3E FF	•	LD	A, FFH				
2011 D3 84		OUT	(84H),A				
2013 3E 01		LD	A,01H				
20 <b>1</b> 5 ED 5E		IM	2				
20 <b>1</b> 7 FB	LOOP:	ΕΊ					
2018 76		HALT					
2019 C3 17	20	JP	LOOP				
;TABLE OF	INTERRUPT	SERV	ICE ROUTIN	IES			
2100 00 22							
; INTERRUPT	SERVICE I	ROUTII	NE				
2200 FB		EI		;ENABLE	INTER	RUPTS	
2201 07		RLCA		;ROTATE	ACCUM	ULATOR	
2202 ED 4D	)	RETI		;RETURN	FROM	INTERRUPT	CLEAR
				;CTC			
	2000 3E 21 2002 ED 47 2004 31 00 2007 3E 00 2009 D3 84 200B 3E A5 200D D3 84 2011 D3 84 2013 3E 01 2015 ED 5E 2017 FB 2018 76 2019 C3 17 ;TABLE OF 2100 00 22 ;INTERRUPT 2200 FB 2201 07	2000 3E 21 2002 ED 47 2004 31 00 23 2007 3E 00 2009 D3 84 200B 3E A5 200D D3 84  200F 3E FF 2011 D3 84 2013 3E 01 2015 ED 5E 2017 FB LOOP: 2018 76 2019 C3 17 20 ;TABLE OF INTERRUPT 2100 00 22 ;INTERRUPT SERVICE 1 2200 FB	2000 3E 21 LD 2002 ED 47 LD 2004 31 00 23 LD 2007 3E 00 LD 2009 D3 84 LD 200B 3E A5 LD 200D D3 84 OUT  2001 D3 84 OUT  2011 D3 84 OUT  2013 3E 01 LD 2015 ED 5E IM 2017 FB LOOP: EI 2018 76 HALT 2019 C3 17 20 JP ;TABLE OF INTERRUPT SERVICE 2100 00 22 ;INTERRUPT SERVICE ROUTIN 2200 FB EI 2201 O7 RLCA	ORG 2000H  2000 3E 21 LD A,21H  2002 ED 47 LD I,A  2004 31 00 23 LD SP,2300H  2007 3E 00 LD A,00H  2009 D3 84 LD (84H),A  200B 3E A5 LD A,A5H  200D D3 84 OUT (84H),A  200F 3E FF LD A,FFH  2011 D3 84 OUT (84H),A  2013 3E 01 LD A,01H  2015 ED 5E IM 2  2017 FB LOOP: EI  2018 76 HALT  2019 C3 17 20 JP LOOP  ;TABLE OF INTERRUPT SERVICE ROUTINE  2100 00 22  ;INTERRUPT SERVICE ROUTINE  2200 FB EI  2201 07 RLCA	ORG 2000H  2000 3E 21 LD A,21H  2004 31 00 23 LD SP,2300H; INITIAL  2007 3E 00 LD A,00H  2009 D3 84 LD (84H),A; CTC VEC  200B 3E A5 LD A, A5H  200D D3 84 OUT (84H),A; CONFIGU  ; OF MICR  200F 3E FF LD A, FFH  2011 D3 84 OUT (84H),A  2013 3E 01 LD A,01H  2015 ED 5E IM 2  2017 FB LOOP: EI  2018 76 HALT  2019 C3 17 20 JP LOOP  ; TABLE OF INTERRUPT SERVICE ROUTINES  2100 00 22  ; INTERRUPT SERVICE ROUTINE  2200 FB EI ; ENABLE  2201 07 RLCA ; ROTATE	ORG 2000H  2000 3E 21	ORG 2000H  2000 3E 21 LD A,21H  2002 ED 47 LD I,A ;INITIALIZE I=21  2004 31 00 23 LD SP,2300H ;INITIALIZE STACK POINT  2007 3E 00 LD A,00H  2009 D3 84 LD (84H),A ;CTC VECTOR  200B 3E A5 LD A, A5H  200D D3 84 OUT (84H),A ;CONFIGURE CTC-SEE PAGE  200F 3E FF LD A, FFH  2011 D3 84 OUT (84H),A  2013 3E 01 LD A,01H  2015 ED 5E IM 2  2017 FB LOOP: EI  2018 76 HALT  2019 C3 17 20 JP LOOP  ;TABLE OF INTERRUPT SERVICE ROUTINES  2100 00 22  ;INTERRUPT SERVICE ROUTINE  2200 FB EI ;ENABLE INTERRUPTS  2201 07 RLCA ;ROTATE ACCUMULATOR  2202 ED 4D RETI ;RETURN FROM INTERRUPT

# 5-5 GENERATE AN INTERRUPT FROM THE PIO

Place a 10K ohm pull-up resistor from  $\overline{\text{ASTRB}}$  (marked near wire wrap area) to +5 volts. Enter the following program that initializes the PIO to accept an interrupt on the A Port. Set a BREAKPOINT at 2200 and Execute from 2000. The display will go dark as the Z80-CPU has executed the HALT instruction. Take a clip lead and momentarily touch  $\overline{\text{ASTRB}}$  to GND, which will cause a PIO interrupt and the breakpoint should be displayed. For more details on the Z80-PIO operation, see the MOSTEK or Zilog PIO Technical Manual.

# ; PIO INTERRUPT TEST

2000 3E 21	LD A,21H	
2002 ED 47	LD I,A	; INITIALIZE I UPPER 8 Buts
2004 3E 00	LD A,00	
2006 D3 82	OUT (82H),A	; VECTOR LOWER 8 Bits
2008 3E 4F	LD A,4FH	;SET UP PIO FOR INPUT
200A D3 82	OUT (82H),A	;MODE - SEE PAGE 25 OF MI-
200C 3E 87	LD A,87H	; CRO REF MANUAL MODE TWO
200E D3 82	OUT (82H),A	; INTERRUPTS
2010 ED 5E	IM 2	
2012 FB	EI	
2013 76	HALT	

;INTERRUPT SERVICE ROUTINE TABLE 2100 00 22

;INTERRUPT SERVICE ROUTINE

2200 FB EI

2201 ED 4D RETI

RETURN AND CLEAR PIO

#### 5-6 USING THE Z80 STARTER KIT AS AN EPROM PROGRAMMER

Due to limitations in the memory allotted for the ZBUG Monitor, (it had to fit in a 2K byte ROM) some restrictions were placed on the operation of the EPROM programmer. These restrictions are fully documented in Section 3-13 and should not hinder the average user of the Z80 STARTER KIT.

Should a user desire to program the entire contents of a 2758 (1024 bytes) or a 2716 (2048 bytes) EPROM, the above mentioned restrictions need to be removed. The following two example programs give the user the capability of copying any block of memory to any other block of memory, plus allowing any RAM location to be the source of data for the EPROM programmer. These programs can be put on cassette tape to be loaded into RAM when needed, or they can be put into EPROM in the PROM1 socket for on-line use.

The first program is a copy utility based on the Z80 block move instruction. It can be used to copy a block of data from any memory location (source data) to any new memory location (destination data). It can also be used to copy the data from an EPROM in either socket PROM1 or PROM2 into RAM for minor modification before re-programming. To use the following program initialize the Z80 registers using the REG EXAM key as follows:

- HL = Address of source data high byte in H
- DE = Address of destination data high byte in D
- BC = Number of bytes to be transferred from source to destination high byte in B

Execute the following program to move the data:
;COPY UTILITY

2050 ED BO LDIR ;BLOCK MOVE

2052 C3 AE 00 JP RESTR1 ; RETURN TO ZBUG

The second program modifies the ZBUG PROM Programmer to allow source data to come from any memory location. This feature allows the user to use the standard RAM, add-on RAM, or another EPROM as the source of data for the EPROM being programmed. (This last transfer would be used for copying EPROMs.) To use this program press Reset (S1) first, then initialize 23COH, 23C1H, 23C2H, 23C3H, and HL as follows:

- 23COH High byte of the address of source data to be programmed.
- 23C1H Low byte of the address of the source data to be programmed.
- 23C2H High byte of the address of the first byte in PROM to be programmed.
- 23C3H Low byte of the address of the first byte in PROM to be programmed.
- HL Number of bytes to be programmed in hex (high byte in H). Use REG EXAM mode to initialize HL.

Because the 2758/2716 EPROMs can be programmed a block or section at a time, the capability is provided by the initialization of 23C2H and 23C3H to start the programming at any address in the EPROM. This feature can be used to program a full 2K byte EPROM with less than 1K of RAM in the standard kit by programming the EPROM a section at a time.


# ; PROGRAM TO MOVE ANY RAM BLOCK TO ANY ; STARTING ADDRESS IN EPROM


2000 3E 01	C12:	${ m LD}$	A,01H	
2002 32 DA 2	3	${ m LD}$	(PRFLG),A	;SET PROM PROG FLG
2005 E5		PUSH	HL	;BYTE COUNT IN HL
2006 C1		POP	BC	;SAVE IT
2007 E5		PUSH	HL	
2008 3A CO 2	3	LD	A,(23COH)	;SOURCE DATA
200B 67		LD	н,А	
200C 3A C1 2	3	LD	A,(23C1H)	
200F 6F		LD	L,A	
2010 3A C2 2	3	LD	A,(23C2H)	;DESTINATION DATA
2013 57		LD	D,A	
2014 3A C3 2	3	LD	A,(23C3H)	
2017 5F		LD	E,A	
2018 3E 25	C12A;	LD	A,25H	;CTC FOR 26 MS
201A D3 86		OUT	(86H),A	;ZC/TO, NO INTR
201C 3E CB		LD	A,203D	
201E D3 86		OUT	(86H),A	;TIME CONST
20 <del>17</del> 3E 80		LD	A,80H	;CLEAR DISPLAY, SET


2022 D3 8C	OUT	(DIGLH),A	;PROM PROG EN = 1
2024 ED AO	LDI		;WAIT STATE INSERTED
2026 <b>3</b> E 00	LD	A,OOH	;UNTIL CTC TIMES TWICE
2028 D3 8C	TUO	(DIGLH),A	;CLEAR PROM PROG EN
202A 3E 03	LD	А,03Н	;RESET CTC2
202C D3 86	OUT	(86),A	
202E EA 18 20	JP	PE,C12A	;LOOP BACK IF BC-1 NE O
2031 C1	POP	BC	; RESTORE BYTE COUNT
2032 3A CO 23	LD	A,(23COH)	
2035 67	LD	Н,А	
2036 3A C1 23	LD	A,(23C1H)	;SOURCE DATA
2039 6F	LD	L,A	
203A 3A C2 23	LD	A,(23C2H)	
203D 57	LD	D,A	
203E 3A C3 23	LD	A,(23C3H)	;DEST DATA
2041 5F	LD	E,A	
2042 C3 04 06	JP	CCS12B	;USE ROM CODE

### APPENDIX I

Schematic
Assembly Drawing
Parts List







Z80 STARTER KIT ASSEMBLY DRAWING

## **BILL OF MATERIALS**

Title:		PL No.		Rev.		
Z80 STARTER KIT		0100080				
Date Released:	Approved:					
July 14, 1978			Sheet 1	of 3		

	J (	11y 14,	1970	<u>.</u>	)					
ltem no	Qty	SD-P/N	Description	Unit Cost	Extension					
1	1	7010318	MK3880 Z80-CPU							
2	1	7010319	MK3881 Z80-PIO							
3	1	7010320	MK3882 Z80-CTC							
4	8	7010340	21L02-1 500 NSEC RAM	ILO2-1 500 NSEC RAM						
5	1	7010350	316 E ROM-ZBUG							
6	2	7010219	74LS138 DECODER	↓LS138 DECODER						
7	3	7010181	74LS32 QUAD OR GATE							
8	2	7010164	74LS04 QUAD BUFFER							
9	1	7010166	74LS08 QUAD AND GATE							
10	2	7010264	74LS244 OCTAL BUFFER							
11	2	7010276	74LS273 OCTAL LATCH							
12	2	7010195	74LS74 DUAL LATCH	74LS74 DUAL LATCH						
13	1	7010162	74LS02 QUAD NOR GATE							
14	3	7010342	75452P PERIPHERAL DRIVER							
15	1	7010351	MC14538BCP CMOS MONOSTABLE							
16	1	7010352	MC14013BCP CMOS LATCH							
17	1	7160004	LM339 QUAD COMPARITOR (MLM339P)							
18	3	7180001	DL728 DUAL DISPLAY							
19	7	7040009	AST2907 PNP TRANSISTOR (MPS2907)							
20	1	7080004	3.9936 MHZ PARALLEL RESONANT CRYSTAL							
21	1	7180002	LED	LED						
22	7	7020089	4.7K OHM CARBON COMP RESISTOR \frac{1}{4}W \div 5%							
23	29	7020097	10K OHM CARBON COMP RESISTOR \(\frac{1}{4}\text{W \(\frac{1}{5}\%\)}							
24	7	7020045	68 OHM CARBON COMP RESISTOR 1/4W 1/5%							

# **BILL OF MATERIALS**

Title: Z80 STARTER	R KTT	PL No.	0100080		Rev.	
Date Released:	Approved:					
July 14, 1978	1		Sheet	2	Of	3

		dly 14,							
Item no	Qty	SD-P/N	Description	Unit Cost	Extension				
25	7	7020073	1K OHM CARBON COMP RESISTOR 1/4W 1/5%						
26	2	7020137	470K OHM CARBON COMP RESISTOR 4W +5%						
27	1	7020129	220K OHM CARBON COMP RESISTOR 14W +5%						
28	3	7020121	100K OHM CARBON COMP RESISTOR 4W ±5%						
29	2	7020061	330 OHM CARBON COMP RESISTOR \(\frac{1}{4}\text{W} \\ \frac{+5\%}{2}\)	30 OHM CARBON COMP RESISTOR \(\frac{1}{4}\W\) \(\frac{1}{2}\%\)					
30	1	7020113	47K OHM CARBON COMP RESISTOR 4W ±5%	K OHM CARBON COMP RESISTOR ½W ±5%					
31	19	7030007	.1 UF CERAMIC CAPACITOR ±20%						
32	1	7030019	1 UF 10V TANTALUM CAPACITOR ±20%						
33	1	7030009	10 UF 10V TANTALUM CAPACITOR ±20%						
34	1	7030012	.0047 UF CERAMIC CAPACITOR ±20%	047 UF CERAMIC CAPACITOR ±20%					
35	1	7030021	PF DIPPED MICA CAPACITOR ±2%						
<b>3</b> 6	1	7030008	Ol UF CERAMIC CAPACITOR ±20%						
37	2	7030013	620 PF DIPPED MICA CAPACITOR ±2%						
<b>3</b> 8	1	7030014	.047 UF CERAMIC CAPACITOR ±20%						
39	1	7050004	PUSH BUTTON-CONTROL SWITCH B8600						
40	2	7050005	TOGGLE SWITCH-CONTROL SWITCH T8201						
41	28	7050006	KEYSWITCH STACKPOLE LO-PR05 or CONTROL DEVELOPMENT						
42	28	7050007	KEYTOPS - DURALITH LEGENDS						
43	1	7000004	12" x 12" PWB						
44	1	7140020	OPERATIONS MANUAL						
45	1	7140019	MOSTEK Z80 MICRO-REF MANUAL MK78516	MOSTEK Z80 MICRO-REF MANUAL MK78516					
46	2	7090001	AUDIO JACKS SWITCHCRAFT 142A						
¥7	15	7130011	NYLON SPACER-H H SMITH 4059 (3/4" MIN)						
¥8	15	7130010	4-40 x ½" STEEL SCREW						

# **BILL OF MATERIALS**

						PL No.			Rev.	
	Z80	START	ER KIT			7 . 140.	0100080		A	4
Release			Approved:				Sheet		Of	3
J	uly 14,	1978						3		<u>)</u>
Qty	SD-P/N			Description			Unit	Cost	E	xtension
1	7180003	RED I	PLASTIC LE	NS (3 1/2	2" x 7/8")					
14	7130012	2-56	NYLON NUT							
3	7060001	8 PIN	SOCKET							
12	7060002	14 P	14 PIN SOCKET							
11	7060003	16 PI	N SOCKET							
4	7060005	20 PI	N SOCKET							
3	7060007	24 P]	N SOCKET							
1	7060008	28 PI	N SOCKET							
2	7060009	40 P]	N SOCKET							
3	7060004	18 PI	N SOCKET (	(600 MIL	SPACING)					
2	7040001	IN414	+8 DIODE							
1	7010005	7404	QUAD BUFF	ER						

### APPENDIX II

ZBUG Monitor Version 1.0

Copyright © 1978 by

Micro Design Concepts

SEGPT

07A6 0102

```
      DK1: RESTR . OBJE11
      REL
      BEG ADDR 0000
      END ADDR 00F3

      DK1: DISUP . OBJE11
      REL
      BEG ADDR 00F4
      END ADDR 0122

      DK1: DECKY . OBJE11
      REL
      BEG ADDR 0123
      END ADDR 0633

      DK1: UTIL . OBJE11
      REL
      BEG ADDR 0634
      END ADDR 07F4

      DK1: UTILR . OBJE11
      ABS
      BEG ADDR 07F8
      END ADDR 07FF

 GLOBAL CROSS REFERENCE TABLE
 SYMBOL ADDR REFERENCES
 ARFLG 23E0 06A4 03C5 02F0
          23F4 0681 04BF 04BB 049E 0275 00A9
 BFLG
 BPTAB
         23E4 067E 0250
 CTC1P Q7FA 04D5
 CTC3L 07FE
                0759
 D20MS
         064F
                0172 0135
 DECKY 0123 0121
 DIG2
         23F5 068F 036C 01A6
 DIG4 23F6 0692 0498 0396 0235 01AC
 DISMEM 23F7 06AA 0687 065B 0617 05BB 0470 0443 03B6 02F4 00F5 00E4
                 00B4 0080
 DISUP 00F4 062E 05CB 04C8 04B3 03B2 0393 0369 02EB 02D6 01BC 01A3
                 014D 0132 00F2 00D0 009D
 DSMEM1 23F8 017F 00B9
 DSMEM2 23F9 061F 0503 0420 0378 0340 0334 00EB 00BC
 DSMEM3 23FA 037B 0187 0003
 DSMEM4 23FB 0627 03E2 03A4 0385 0357 034A 0327 0315 0301 02E5 00C6
 DSMEM5 23FC 043A 0009
 DSMEM6 23FD 0363
 DSMEM7 23FE 0434 0360 0192
 FLG24 23D9 0737 072D 0724 0714 0707 04D0
 INCHR 0758 0591
 INCHR4 079D 07FE
 KEYPTR 23DB 068A 03AF 0390 0366 0351 032B 01B9 01B5 01A0 019C 0195
                 018A 017A
 KYTBL 07B9 0160
 MFLG 23E1 069E 03CC 039C 02A5
 NMIS
         01CB 0067
 OTCHR 06F4
 OTCHR1 06F7 050C
 OTCHR6 0732 07FA
          23DE 069B 03B9 0373 02AC
 PELG
 PRFLG 23DA 0698 05D6 02R3
 PUNHEH 23C2 04EE
 PUNHEL 2303 04F2
 PUNHSH 23C0 0552 0529 04E6
 PUNHSL 23C1 0556 0530 04EA
 REGTB 07D5 047A
 REGTBP 07E5 045D
 REMBP2 007E 0208
 RESTAR 009F
 RESTRI COAE
                - 060A 05D1 057F 04B0 0482 0465 043F 03D0 02B8 02A2
 RFLG
          23DF 06A1 03BF 030B
 RST16 2304 0011
 RST24 2307 0019
 RST32 230A 0021
 RST40 23CD 0029
 RST48 23D0 0031
                                              II-1
 RST56 2303 0039
```

SSFLG	23F3	0695	027A	0202	01F9										
STKPT	23E2	0485	0468	0346	023F	01F6	01E6	O1CD	00A1	0083	004B	0043			
+		0004													
STKPT1	23E3	0330													
UABIN	06B3														
UBASC	06BB														
UFGCR	0686	OOAF													
WFOR1	0630	OBAB	0832	OB1/B	0308	0394	0458	03E2	0393	0368	0268	OGME	00E.	009A	0
g a green production to the	an a see and	en en en en e		والمقرادة والرامين رافر	يدهر والتواريعي وهور	and and and a	alta albia bisa pam	d1. d2.11.da		do. 100 11 to 800.					
UFOR2	0659					035F	037E	0209	OZBE	023B					
UFOR3	0670		UZ48	0205	OOGZ										
UFOR4 UIF	06A7 23DD	0408	OORA	0295	0157	ሰሰለድ	oose:								
OIK3	0634		0260		OIFZ	COHO	OOOF								
ULACC	060B			0545	0501	osen	೧೯೦೦								
UPACC	0604	1.7 () 8.31 ()	Comb	Warner	Www.x	All	0.377								
UPACES		056B	0566	055F	054F	0549	0544	0530	0538	0534	0520	0526			
Annual B. Balton, company	and any and any	Top" Top" Top" But	Tax Court Court Toxo	The Company of B	-0. m. 1 mm	0011	~~	And the second second	W W 100	AL CAN SAN TH	The fact that the	And Annual State States			
GLOBAL :	SYMBOL	TABLE	<u>:</u>												
	23E0	BFL(		3F4	BETA		3E.4	CTC		7FA					
	OFFE	DZON		54F	DECF		123	DIG2		3F5					
	23F6		1EM 20		DIS		DF'4	DSME		3F:8					
DSMEM2		DSME		BF'A	DSME		BF'B	DSME		3FC					
DSMEM6	Z3FD	DSME	EM7 2:	3FE	FLG	24 2:	309	INC	K O	758					

23CD

23F3

06BB

067C

06DB

#### Α C D D D KEYPTR 23DB MFLG 23E1 INCHR4 079D KYTBL **07B9** 06F4 OTCHR6 0732 **NMIS** O1CB OTCHR OTCHR1 06F7 PFLG 23DE PRFLG 230A PUNHEH 2302 PUNHEL 23C3 PUNHSH 2300 PUNHSL 23C1 REGTB 0705 REGTBP 07E5 RESTRI OOAE RESTAR 009F RFLG 23DF REMBP2 007E

23CA RST40 RST16 2304 RST24 2307 RST32 **RST48** 23D0 RST56 2303 SEGPT 07A6 SSFLG STKPT 23E2 STKPT1 23E3 UABIN 06B3 **UBASC** UFGCR 0686 UFOR1 0630 UFOR2 0659 UFOR3 UFOR4 0647 UIF 23DD UIX3 0634 ULACC

**FACC** UPACCS 06D5 0604

```
0002
                                 NAME
                                         RESTR
                  0003 ; RST, NMI AND RP ROUTINES
                  0004 ; VERSION 1, 7
                                       5/18/78
                  0005
                                 PSECT
                                         REL
                  0006
                                 GLOBAL
                                         DSMEM4
                  0007
                                 GLOBAL
                                         DSMEM1
                  8000
                                 GLOBAL
                                         DISUP
                  0009
                                 GLOBAL
                                         UIF
                                         UIX3
                  0010
                                 GLOBAL.
                  0011
                                 GLOBAL
                                         STKPT
                  0012
                                 GLOBAL
                                         RST16
                  0013
                                 GLOBAL
                                         RST24
                  0014
                                 GLOBAL
                                         RST32
                  0015
                                 GLOBAL
                                         RST40
                  0016
                                 GLOBAL.
                                         RST48
                  0017
                                GLOBAL
                                         RST56
                  0018
                                 GLOBAL
                                         DSMEM5
                  0019
                                 GLOBAL
                                         DSMEM2
                  0020
                                 GLOBAL.
                                         DISMEM
                  0021
                                 GLOBAL
                                         DSMEM3
                  0022
                                 GLOBAL
                                         UFIGOR
                  0023
                                 GLOBAL.
                                         UFOR1
                  0024
                                 GLOBAL
                                         NMIS
                  0025
                                 GLOBAL
                                         UFOR3
                  0026
                                 GLOBAL
                                         RESTAR
                  0027
                                 GLOBAL
                                         REMBP2
                  0028
                                 GLOBAL
                                         RESTR1
                  0029
                                 GLOBAL
                                         BFLG
>0000
                  0030
                                 ORG
                                         0000H
                  0031 ; ****RESTART INSTRUCTON HANDLER***
                  0032 ; ****RESET ENTRY POINT - RSTO ****
                  0033 ;***RSTO IS RESERVED FOR KESET AND RST8 IS RESERVED
                  0034 ;
                            FOR BREAKPOINTS.
                                                ALL OTHER RST'S ARE MAPPED
                  0035 ;
                            TO LOCATIONS IN RAM WHERE THE USER CAN INSERT
                            A JUMP TO THE SERVICE ROUTINE IN RAM FOR
                  0036 ;
                  0037 ;
                            RST 8, 16, 24, 32, 48, AND 56.
                                                           THE USER'S REGISTERS
                  0038 ;
                            ARE STACKED UPON BREAKPOINT ENTRY AND ALL
                  0039 \pm
                            BREAKPOINTS ARE REMOVED FROM THE USER'S PROGRAM.
                  0040 ; ****RESET PUSHBUTTON ENTRY POINT - RSTO
10000
       31CQ23
                  0041
                                LE
                                         SP, 23COH
10003
       C39F001
                  0042
                                JP
                                         RESTAR ; FINISH INITALIZATION
                  0043 ; ****BREAKPOINT ENTRY - RST8
>0008
                  0044
                                         0008H
                                 ORG
                                                  START RESTART TABLE
10008
       ED73FFFF
                  0045 BPENT:
                                LD
                                          (STKPT), SP
                                                           ; SAVE USER'S SP
1000C
       F5
                  0046
                                 PUSH
                                         AF.
                                                  ;STACK USER REGISTERS
10000
       C5
                  0047
                                PUSH
                                         BC
1000E
       1803
                  0048
                                 JR
                                         BPENT2-$
                  0049 ; ****USER ENTRY - RST16
         C4 2 3
10010
       C3FFFF
                  0050
                                 JP
                                                  ; MAP INTO RAM
                                         RST16
10013
       ED57
                  0051 BPENT2:
                                                  ; I INTO A, IFF INTO F
                                LD
                                         A, I
10015
       F3
                  0052
                                UI
10016
       1803
                  0053
                                 JR
                                         BPENT3-$
                  0054 ; ****USER ENTRY - RST24
         67 23
10018
       C3FFFF
                                JP
                  0055
                                         RST24
                  0056 BPENT3: PUSH
'001B
       05
                                         DE
10010
       E5
                                PUSH
                  0057
                                         HL.
1001D
       F5
                  0058
                                PUSH
                                         AF.
                                                  ; SAVE I AND IFF
1001E
       1803
                  0059
                                 JR
                                         BPENT4-$
```

```
ADDR
       OBJECT
                  ST # SOURCE STATEMENT
                                                   DATASET = DKO: RESTR . SRC
                   0060 ; ****USER ENTRY - RST32
          CAZZ
       CSFFFF
10020
                  0061
                                 JP
                                          RST32
10023
       08
                   0062 BPENT4: EX
                                          AF, AF
                                                 GET ALT REGS
10024
       09
                   0063
                                 EXX
10025
       F5
                   0064
                                 PUSH
                                          AF
       1803
                   0065
                                 JR.
10026
                                          BPENT5-$
                   0066 ; USER ENTRY - RST40
         C 0 23
10028
       C3FFFF
                                 JP
                   0067
                                          RST40
1002B
       C5
                   0068 BPENTS: PUSH
                                          BC
10020
       D5
                   0069
                                 PUSH
                                          DE
1002D
       E5
                   0070
                                 PUSH
                                          HI.
1002E
       1803
                   0071
                                 JR
                                          BPENT6-$
                   0072 ; ****USER ENTRY - RST48
         do 23
10030
       C3FFFF
                   0073
                                 JP
                                          RST48
10033
       DDE5
                   0074 BPENT6: PUSH
                                          ΤX
10035
                   0075
                                                   ; SAVE A BYTE
                                 NOP
       00
10036
       1803
                   0076
                                 JR.
                                          BPENT7--$
                   0077 ; ****USER ENTRY - RST56
         0323
10038
       C3FFFF
                                 JÞ
                   0078
                                          RST56
4003B
                   0079 BPENT7: PUSH
                                          ľΥ
       FDE5
10030
                   0080
                                          A, O3H
       3E03
                                 LD
1003F
       0386
                   0081
                                 OUT
                                          (CTC2), A
                                                            ; DISABLE KYBD INTR
10041
                                          IX, (STKPT)
                                                            ;GET USERS SP
       DD2A0A001
                   0082
                                 LD
10045
                                          ΤX
       0023
                   0083
                                 INC
10047
       0023
                   0084
                                 INC
                                          ľΧ
10049
       4DD2243001
                   0085
                                 LD
                                          (STKPT), IX
4004D
      *DD7EFE
                   0086
                                 LD
                                          A, (1X-2)
                                                            ; TEST PC LOW BYTE
10050
       B7
                   0087
                                 OR
                                                   ;SET STATUS
                                          Α
10051
       -2003
                   0088
                                 JR
                                          NZ, BPENT8--$
10053
       DD35FF
                   0089
                                 DEC
                                          (IX-1)
                                                            ; DEC HIGH BYTE
10056
       DD35FE
                   0090 BPENTS: DEC
                                          (1X-2)
                                                            ; DEC LOW BYTE
10059
       JDD7EF4
                   0091
                                 1.10
                                          A, (IX-12)
                                                            ; IFF ON STACK
       E604
32FFFF
                                                            ; MASK OUT IFF
10050
                   0092
                                 AND
1005E
                   0093
                                 LD
                                          (UIF), A
                                                            ; SAVE FOR LATER
10061
                                 CALL
                                                 GET TAR ADDR AND BPFLG
       COFFFF
                   0094
                                          UFOR3
10064
                   0095
                                 JR
                                          BPNT8A-$
       1803
10066
       C3FFFF
                   0096
                                 J٣
                                          NMIS
10069
                                          Z, REMBP2-$
                                                            ; NO BKPTS FO DISPLAY REGS
       2813
                   0097 BENTSA: JR
                   0098 ; *****BREAKPOINT REMOVAL******
                   0099 FREMOVE BREAKPOINTS WHILE IN ZBUG THEY WILL BE RESTORED ON
                   0100 ; A EXECUTE OR PROCEED COMMAND.
1009B
       DD7E02
                   0101 REMBP:
                                 LD
                                          A_{\ell}(1X+2)
                                                            GET OF CODE TO RESTORE
                   0102 ; CHECK FOR MULTI-DEFINED BREAKPOINTS
1006E
       FECF
                   0103
                                 CP
                                          OCEH
< 0070
       2807
                   0104
                                 JR
                                          Z, REMBET-$
                                                            ; BRANCH IF MULTI-DEFINED
10072
       DD6E01
                   0105 REMBPO:
                                LD
                                          L_{\lambda}(1X+1)
10075
                                          H_{\ell}(IX+0)
       DD6600
                   0106
                                 LD
                                                            GET ADDR OF BP
10078
       77
                                          (HL), A ; RESTORE OF CODE
                   0107
                                 LD
10079
       CUFFFF
                   0108 REMBP1: CALL
                                          UIX3
                                                   GET MEXT POSITION AND DEC B
4007C
       20EU
                   0109
                                 JR
                                          NZ, REMBP-$
                                                            ; GO AGAIN
                   0110 ; DISPLAY PC AND A
1007E
                   0111 REMBP2: LD
       DD21FFFF
                                          IX DISMEM
                                                            FOINT TO DISMEM
10082
       2A4B001
                   0112
                                 LD
                                          HL, (STKPT)
                                                            ; POINT TO STACK
10085
       2E
                   0113
                                 DEC
                                          HI.
10086
       7E
                   0114
                                 LD
                                          A_{\ell}(HL)
                                                   GET PCH
10087
       CDFFFF
                                          UFOR1
                   0115
                                 CALL.
                                                   ; WRITE TO DISMEM
4008A
       DD23
                   0116
                                 INC
                                          1 X
10080
       DD23
                   0117
                                  1NC
                                          1 X
```

MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0002

(C) 1978 MICRO DESIGN CONCEPTS

RESTR

	(C) 1978 (	MICRO	DESIGN	CONCEPTS	MOSTER		ASSEMBLER V2. 0 PAGE 0003
ADDR	OBJECT	⊝! #r	CUURCE	STHIRMSMI		MATASET	= 1/KO: RESTR . SRC
1008E	28	0118		DEC	HI		
1008F	7E	0119		LE	A, (HL.)	FRET POL	7.4
40090	CD8800.	0120		CALL	UFOR1	WRITE T	TO DISMEM
10093	DD23	0121		INC	ΙX		
40095	DD23	0122		INC	ΙX		
10097	2B	0123		DEC	HL		
10098	7E	0124		L_LI	A, (HL)	GET A	
10099	CD91001	0125		CALL	UFOR1	WRITE :	O DISMEM
40090	CSEFFF	0126		JP	Disup	:60 DISE	°LAY
		0127	, ****	**FINISH	RESTART	ROUT INE	****
1009F	ED7383001		RESTAR:		(STKPT),	SP	; INIT SP
	31 <b>A</b> 823	0129		LD	SP, 23A8F	1	; INIT SP (ZBUGS)
10046	3E00	0130			A) OOH		
100A8	32FFFF			LD	(BFLG), A	ì	;CLEAR BFLG
100AB	325F001						CLEAR INTR BIT
100AE	CDEFFE	0133	RESTRI:		UFGCR		
<00B1		0134		LD	A, 11H	FROMPT	CHARACTER
<00B3	3280004				(DISMEM)	, A	
10086		0136		LD	A, 10H		ACTER
<00B8	32FFFF				(DSMEM1)		
COORB	32FFFF			LD	(DSMEM2)	, A	
NOOBE	1802	0139		JR	RESTR2-#		
	1813			JR	RESTR3-4	,	; RELATIVE OFFSET CALCULATI
10002	32FFFF		RESTR2:		(DSMEM3)	, A	
	32FFFF	0142		LD	(DSMEM4)	, A	
10008	32FFFF	0143		LD	(DSMEM5)	, A	
	DB90	0144		), N			;SENSE SWITCH
	CB6F	0145		BIT	5, A		
	C29D004	0146		JP			GO TO ZBUG
100D2	C30008	0147					T TO PROM
Col rele	W.C.						JTINE-AUTOMATICALLY CALCULA
ele () bele		0149	FRELATI	VE OFFSET	'AND PLA	CES IT I	IN MEMORY AND ON THE DISPLA
( de la	7						INATION OF RELATIVE JUMP
-					THE INS		N WHICH HAS THE OFFSET
, 100D5			RESTR3:		DE	POINT 1	TO OFFSET
10006	บร	0153		PUSH	DE		
100D7	DDE1	0154		POP	ΙX		ISPLACEMENT ADDRESS
10009	13	0155		INC	DE		TO NEXT OPCODE
100DA	7D	0156		LD	A, L	GET LOV	
100DB	93	0157		SÜB	E	SUBTRAC	
10000	6F	0158		L.FI	L. A	;;SAVE (	
10000	DD7700	0159		LD	(IX+0), #		; CHANGE MEMORY
100E0	7C	0160		LD		GET HIC	
100E1	9A	0161		SBC		; SUBTRAC	27
100E2	DD21B4004			LD	IX, DISME		OF THE POPULAR FROM THE WORLD AND
100E6	CD9AOO4	0163		CALL			OVERRANGE TO DISPLAY
100E9	DD21BC004			LD	1X, DSMEM	12.	
100ED	70	0165		LD	A. L.	. I same we represent the	the programment of the control of th
700EE	CDE7001	0166		CALL			OFFSET TO DISPLAY
	C3#6001	0167	manipo e sera	JP		GO DISE	
3800€	, ,		CTC2:	EQU	86H	; SS/PRON	
>0090			KBSEL:	EQU	90H	MUNITION	R/PROM1 SENSING
		0170		END			

ERRORS=0000

# WRITE ONLY - SEG PATTERN

DISUP (C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0001

0048 SEGLH:

0049

EQU

EMD

88H

>0088

```
>0123
                  0002
                                 ORG
                                         0123H
                  0003 (KEY DECODE AND EXECUTION
                  0004 ; VERSION 2. 1
                                       5/17/78
                  0005
                                PSECT
                                         REL.
                  0006
                                NAME
                                         DECKY
                  0007
                                         UFOR4
                                 GLOBAL
                  0008
                                 GLOBAL
                                         UFOR1
                  0009
                                GLOBAL
                                         UFOR2
                  0010
                                 GLOBAL
                                         UFOR3
                  0011
                                         REMBP2
                                 GLOBAL.
                  0012
                                 GLOBAL
                                         D20MS
                  0013
                                 GLOBAL
                                         KEYPTR
                  0014
                                GLOBAL
                                         STKPT
                  0015
                                GLOBAL
                                         STEPT1
                  0016
                                GLOBAL
                                         SSFLG
                  0017
                                GLOBAL
                                         UPACCS
                  0018
                                GLOBAL
                                         OTCHR1
                  0019
                                GLOBAL
                                         OTHCR6
                  0020
                                GLOBAL
                                         UFOR1
                  0021
                                GLOBAL
                                         BETAB
                  0022
                                GLOBAL
                                         10164
                  0023
                                GLOBAL
                                         DIGZ
                  0024
                                GLOBAL
                                         DIG8
                  0025
                                GLOBAL
                                         MFILG
                  0026
                                GLOBAL.
                                         BFILG.
                  0027
                                GLOBAL
                                         RELG
                  0028
                                 GLOBAL.
                                         ARFLG
                  0029
                                 GL.OBAL.
                                         PFLG
                  0030
                                GLOBAL
                                         PRFLG
                  0031
                                 GLOBAL
                                          INCHR
                  0032
                                 GLOBAL
                                         PUNHSH
                  0033
                                GLOBAL.
                                         PUNHSL
                  0034
                                GLOBAL
                                         PUNHEH
                  0035
                                 GLOBAL
                                         PUNHEL
                  0036
                                GLOBAL.
                                         REGIB
                  0037
                                GLOBAL
                                         RESTAR
                  0038
                                GLOBAL
                                         RESTR1
                  0039
                                GLOBAL
                                         DISUP
                  0040
                                GLOBAL
                                         REGIBE
                  0041
                                GLOBAL
                                         DISMEM
                  0042
                                GLOBAL
                                         RELG
                  0043
                                GLOBAL
                                         UIF
                  0044
                                GLOBAL.
                                         DSMEM1
                  0045
                                GLOBAL
                                         DSMEM2
                  0046
                                GLOBAL
                                         DSMEM3
                  0047
                                GLOBAL
                                         DSMEM4
                  0048
                                GLOBAL
                                         DSMEM5
                  0049
                                GLOBAL
                                         DSMEM6
                  0050
                                GLOBAL
                                         DSMEM7
                  0051
                                GLOBAL
                                         ULACC
                  0052
                                 GLOBAL
                                         FLG24
                                 GLOBAL
                  0053
                                         UIX3
                  0054
                                GLOBAL
                                         KYTBL
                                 GLOBAL
                  0055
                                         CTC1P
                                 GLOBAL.
                                         MMIS
                  0056
                  0057
                                 GLOBAL
                                         DECKY
                  0058 ; FUNCTION: BLANKS DISPLAY, SCANS ENTIRE MATRIX FOR CLOSURE.
                  0059.5
                                   IF CLOSURE IS FOUND A 20 MS DELAY IS INVOKED
```

```
TO DEBOUNCE KEYS.
                  0060 ;
                                                       KEY MATRIX IS SCANNED ONE
                  0061;
                                   ROW AT A TIME, CHECKING ALL COLUMNS.
                                                                            KEY VALUE
                                   IS FOUND AND IF IT IS A HEX DIGIT IT IS PLACED
                  0062 :
                  0063;
                                   IN THE MEXT EMPTY LOCATION OF DISMEM (POINTER=
                  0064 ;
                                             FLAGS ARE SET WHEN 2 DIGITS (DIG2)
                                   AND 4 DIGITS HAVE BEEN ENTERED (DIG4).
                  0065 ;
                  0066 ;
                                   8 DIGITS HAVE BEEN ENTERED A MEMORY CHANGE IS
                  0067 3
                                   CALLED, IF A COMMAND KEY IS DECODED THE CORRECT
                                   SERVICE ROUTINE IS FOUND IN A JUMP TABLE (JPTAB)
                  0068 ;
                  0069 \pm
                                   COMMAND KEY EXECUTION ROUTINES ARE ALSO INCLUDED
                  0070 ;
                                   IN THIS MODULE.
                                   NONE REQUIRED, DONE AFTER DISP UPDATE (DISUP)
                  0071 ; ENTRY:
                  0072 ; EXIT:
                                   IF CMND KEY, CMND HAS BEEN EXECUTED. IF HEX
                                   KEY, DATA HAS BEEN ENTERED INTO DISMEM.
                  0073 \pm
                  0074 ; REGISTERS USED:
                  0075 ;
                                   A-SCRATCH-KEYSL VALUE
                  0076 ;
                                   B-DIGLH VALUE
                  0077 3
                                   C-SCRATCH-UNIQUE WORD FROM ROW AND CLMN DATA
                  0078 ;
                                   HL-POINTER INTO KYTBL
                                  HL-POINTER INTO DISMEM (KYPTR)
                  0079 ;
                  0080 ;
                                   BC-SCRATCH-USED TO COMPUTE OFFSET INTO DISMEM
                                   EXX-USED BY PROM PROGRAMMER TO HOLD POINTERS
                  0081 ;
                  0082 ;
                                   DURING ERROR CHECKING AND DISP USING NEXT KEY.
10123
       3E7F
                  0083 DECKY:
                                         A, 7FH
                                LD
                                                           FIURN OFF DISPLAY
10125
                  0084
                                OUT
                                         (SEGLH), A
       D388
£0127
                  0085
                                LD
                                         A, 3FH
       3E3F
10129
                                TUO
                                                           FOUTPUT ALL ROWS LOW
       D380
                  0086
                                         (DIGLH), A
<012B
                                 1N
                                         A, (KBSEL)
                                                           ; INPUT COLUMN DATA
       DB90
                  0087
                                                           ; MASK OUT OTHER INPUTS
10120
       E61F
                  0088
                                 AND
                                         1FH
                                         1FH
                                                           JANY KEY DOWN?
1012F
       FE1F
                  0089
                                CP.
10131
       CAFFFF
                  0090
                                JP
                                         Z,DISUP ; NO, RETRUN TO DISPLAY
                                                           ; YES, WAIT FOR DEBOUNCE
10134
       COFFEE
                  0091
                                CALL
                                         D20MS
10137
                                         C. DIGLH
       OE80
                  0092
                                LD
                                         B, 01H
10139
       0601
                  0093
                                LD
<013B
       EU41
                  0094 KEYUN1:
                                OUT
                                         (C)_{i}B
                                                  FPLACE SELECTED ROW LOW
40130
       DB90
                  0095
                                 1N
                                         A, (KBSEL)
                                                           ; INPUT COLUMN DATA
                                                  ; MASK OUT 05, 06, 07
1013F
       E61E
                  0096
                                AND
                                         1FH
10141
       FE1F
                  0097
                                CP
                                         1FH
                                                  FREY DOWN?
70143
                  0098
                                 JR
                                         NZ, KEYDN2-4
       200A
                                                           ; YES, DECODE KEY
10145
       CB20
                  0099
                                 SLA
                                         ŀ
                                                  ; NO, SELECT NEXT ROW
10147
       3E40
                  0100
                                A, 40H
<0149
                                CP
                                                  FALL DONE?
       B8
                  0101
                                         14
CO14A
                  0102
                                JR
                                         NZ, KEYDN1-$

    NO LOOP BACK

       20EF
10140
       0332014
                  0103
                                JP
                                         DISUP
                                                  FYES EXIT
                  0104 :**ENTRY CONDITIONS TO KEYDECODE ARE ROW IN B AND
                           COLUMN (MASKED BY 1F) IN A.
1014F
       OEOO
                  0106 KEYDNZ: LD
                                         C) OOH
10151
                  0107 KEYDN3: DEC
                                         \mathbf{C}
       OD
                  0108
10152
       CB38
                                 SRL
                                         В
10154
                  0109
                                                          FALL THROUGH WHEN B=0
       20FB
                                 JR
                                         NZ, KEYDN3-$
10156
       CB21
                  0110
                                 SLA
                                         C
10158
       CB21
                  0111
                                 SLA
                                         \mathbf{C}
4015A
       CB21
                  0112
                                 SLA
                                         \mathbf{C}
10150
                                                  GET VALUE TO HIGH NIBBLE
       CB21
                  0113
                                 SLA
                                         C
7015E
                  0114
                                 ADD
                                         A, C
                                                  ; COMBINE WITH A
       816907
4015F
       21FFFF
                  0115
                                1.10
                                         HL, KYTBL
                                                           SETUP POINTER TO NEXT DIG
10162
       BE
                  0116 KEYDN4: CP
                                                  ; A=TABLE FOUND
<0163
       2804
                                                           ; YES, FOUND IT
                  0117
                                 JR
                                         2, KEYDN5-$
```

```
DECKY (C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0003
  ADDR OBJECT ST # SOURCE STATEMENT DATASET = DKO: DECKY . SRC
 10165
       23
                 0118
                              TMC
                                      HI...
 40166 04
                 0119
                              INC
                                      B ; ADJ POINTERS
                                      40167 18F9
                 0120
                              JR
                                                     JEOOP BACK
 40169 DB90
                 0121 KEYDN5: 1N
                                                    CK FOR KEY RELEASE
 1016B E61F
                0122
                              AND
                                      01FH ; MASK OTHER INPUTS
 4016D FE1F
                 0123
                              CP
                                      O1FH
 <016F
       20F8
                                      NZ, KEYDN5-$ ; LOOP BACK TILL KEY UP
                 0124
                              JR
 10171 : Cij<del>≱201</del>1
                 0125
                                     DZOMS ; DEBOUNCE
                              CALL
      787F06
 <0174
                 0126
                              LD
                                      A.B
                                            GET KEY VALUE
 40175 FE10
                 0127
                              CP
                                      10H
 <0177
       3045
                 0128
                              JR
                                      NC, KEYDN6-$ ; COMMAND KEY GO DECODE
HL, (KEYPTR) ; HEX KEY, SAVE IN DISMEM
 <0179
       2AFFFF
                 0129
                              1.10
       700 ps
 <017C
                 0130
                              LD
                                      (HL), B
 4017D
       B7
01FFFF
                 0131
                              OR:
 <017E
                 0132
                              L.D
                                      BC, DSMEM1
 40181
       ED42
                 0133
                              SBC
                                      HL/BC ; ENTERED DIGIT 2?
 10183
       2820
                 0134
                              JR
                                      Z, KEYUNA-#
 40185 B7
                 0135
                              ORG
                                      A CLEAR CARRY
 10186 01FFFF
                 0136
                              LU
                                      BC, DSMEM3 ; CLEAR CARRY
 10189 2A7A011
                 0137
                              LD
                                      HE, (KEYPTR)
 1018C ED42
                 0138
                              SBC
                                      HL, BC ; ENTERED DIGIT 4?
 *018E 281B
                 0139
                              JR
                                      Z, KEYLINS-$; YES, INC FLAG
 40190 B7
                 0140
                              OR
                                      Α
       O1FFFF
 40191
                 0141
                              LE
                                      BC, DSMEM7
                                      HL, (KEYPTR) ; HEX KEY, SAVE IN DISMEM
 10194 2A8A011
                 0142
                              LD
 40197 ED42
                 0143
                              SBC
                                      HL/BC :8 DIGITS IN?
 70199 2816
                              JR
                                      Z, KEYDN9-$ ; YES, INC FLAG
                 0144
 1019B 2A95011 0145 KEYDN7: LD
                                      HL, (KEYPTR) GET KEY POINTER
 1019E 23
                0146
                              INC
                                     HL ; INCREMENT 1T
 1019F
       2290011 0147
                              \mathbf{L}\mathbf{D}
                                      (KEYPTR), HL ; SAVE HL
~101A2 C34D011
                                      DISUP ; EXIT
                 0148
                              JP
 101A5 21FFFF
                 0149 KEYDNA: LD
                                      HL, DIG2
 101A8 34
                 0150
                              INC
                                      (HL)
 101A9 18F0
                 0151
                              JR
                                      KEYDN7-$
 101AB 21FFFF 0152 KEYDN8: LD
                                     HL, DIG4
 101AE 34
                              INC
                0153
                                     (HL)
       18EA
 101AF
                              JR
                 0154
                                     KEYDN7-$
       CDB4031
 <01B1
                0155 KEYDN9: CALL ALTER ; ENTER DATA TO MEM, PORT OR REG
 101B4 2AA0011
                 0156
                              LD
                                      HL, (KEYPTR)
 101B7 2B
                 0157
                              DEC
                                      HL ; BACKUP POINTER TO 6 DIGITS IN
 10188 2285011
                 0158
                              LL
                                     (KEYPTR), HL ; SAVE HL
 101BB C3A3011
                 0159
                             JP
                                     DISUP
                 0160 FIND ADDRESS OF COMMAND KEY HANDLER-KEYVALUE IN A
 101BE D610
                 0161 KEYDN6: SUB
                                   10H ; KEY 16=0 KEY 17=3
 10100 4F
                 0162
                              LD
                                      C, A
 10101 81
                                      A,C ; DOUBLE OFFSET
A,C ; TRIPLE OFFSET
                 0163
                              ADD
 101C2 81
                                      A, C
                 0164
                              ADD
 101C3
       4F
                 0165
                              L.D
                                     C_{2}A
 101C4
       0600
                 0166
                              LE
                                     B, OOH
 10106
       2100021
                                     HL, JPTAB
                 0167
                              L.D
                                                     GET TABLE ADDR
 10109
       09
                 0168
                              ADD
                                     HL/BC /ADD OFFSET
 101CA E9
                 0169
                              JP
                                      (HI_{-})
                 0170 (SERVICE ROUTINE FOR NM1 INTERRUPTS, SINGLE STEP OR ABORT
 101CB ED73FFFF 0171 NM1S: LD (STKPT), SP ; PRESERVE USER'S SP
 101CF
       F5
                              PUSH
                                     AF
                 0172
 <01D0
       3603
                 0173
                              LD
                                     A, O3H
                                     (CTC2),A
 10102
       D386
                 0174
                              OUT
                                                    SHUT DOWN CTC
 101D4 ED57
                 0175
                                      A, I GET 1 INTO A, IFF INTO F
                              LD
```

```
DECKY
        (C) 1978 MICRO DESIGN CONCEPTS
                                            MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0004
 ADDR
        OBJECT
                   ST # SOURCE STATEMENT
                                                   DATASET = DKO; DECKY . SRC
10106
        05
                                 PUSH
                   0176
                                          BC
10107
                                          DE
        05
                   0177
                                 PUSH
                                                   ; SAVE REGISTERS
10108
        E.5
                   0178
                                 PUSH
                                          HL.
10109
        F5
                                 PUSH
                                          AF
                   0179
101DA
        08
                   0180
                                 EΧ
                                          AF, AF
101DB
        109
                                 EXX
                   0181
101DC
        F5
                   0182
                                 PUSH
                                          AF
10100
        C5
                   0183
                                 PUSH
                                          BC
101DE
        D5
                   0184
                                 PUSH
                                          DE
101DF
        E5
                   0185
                                 PUSH
                                          HI_
101E0
        DDE5
                                          ΙX
                   0186
                                 PUSH
101E2
        FDE5
                   0187
                                 PUSH
                                          17
101E4
        DD2ACD011 0188
                                          1X, (STKPT) ; GET USER'S SP
                                 LD
401E8
       0023
                   0189
                                 INC
                                          IX
101EA
        DD23
                   0190
                                 1NC
                                          ΙX
                                                   ; ADJUST TO USER'S REAL SP
101EC
        DD7EF4
                   0191
                                 LU
                                          A, (IX-12)
                                                            ; IFF ON STACK
101EF
        E604
                   0192
                                 AND
                                                   ; MASK 1FF
<01F1
        32FFFF
                   0193
                                 LD
                                          (UIF), A ; SAVE
101F4
        DD22E6014 0194
                                 LD
                                          (STKPT), IX
                                                           ;SAVE USER1S SP
101F8
       SAFFFF
                   0195 NMIS1:
                                 LD
                                          A, (SSFLG)
                                                            ; IN SS MODE?
101FB
        B7
                   0196
                                 OR:
                                          A
                                                   ; SET STATUS
                                          Z, DECKY; NO, ITS A KB INTR
101FC
        CA23014
                   0197
                                 JF
101FF
        3500
                   0198 NMIS2:
                                          A, OOH
                                 LD
10201
        32F9011
                   0199
                                          (SSFLG), A
                                                            ; CLEAR FLAG
                                 LII
                                          UFORS GET BP DATA
10204
        COFFEE
                   0200
                                 CALL
10207
        CAFFFF
                   0201
                                 JF
                                          Z, REMBP2
                                                           ; NO BP, DISP PC AND A
1020A
        1842
                   0202
                                 JR
                                          CCS1C-$ ; INSTALL BP, ACTIVATE KB AND RET
                   0203 JUMP TABLE FOR COMMAND KEYS
        C330021
                   0204 JPTAB:
1020C
                                          CCS1
                                 JP
                                                   ; EXEC
1020F
        C372021
                   0205
                                 JP.
                                          CCS2
                                                   ; SS
10212
       C3A1021
                   0206
                                 JP
                                          CCS3
                                                   ; MON
10215
        C3A4021
                   0207
                                 JP.
                                          CCS4
                                                   ; NEXT
10218
                                 JP.
                                          CCS5
       C3ED021
                   0208
                                                   ;REG1 DISP
1021B
       0308034
                   0209
                                 JP.
                                          0086
                                                   ; REG DISP
1021E
        C36B031
                   0210
                                 JP.
                                          CCS7
                                                   ; PORT EXAM
                                 JP.
10221
        C395034
                   0211
                                          CCS8
                                                   ; MEM EXAM
10224
                                 JP.
                                          CCS9
       0397041
                   0212
                                                   ; BP
10227
        C3CA041
                   0213
                                 JP
                                          CCS10
                                                   ; PUNCH TAPE
 1022A
                                          CCS11
                                                   ; LOAD TAPE
       C381051
                   0214
                                 JP
<sup>></sup>∙02:2D
                                 JP
                                          CCS12 - ; PROG PROM
       C3D3054
                   0215
                   0216 ; EXEC KEY HANDLER
10230
                                          A, OOH
        3E00
                   0217 0081:
                                 LD
/10232
        D380
                                          (DIGLH), A
                                                           GCLEAR DISPLAY
                   0218
                                 OUT
        3AAC011
10234
                   0219
                                          A, (D1G4)
                                 LD
                                                  SET STATUS
10237
        B7
                   0220
                                 OR
                                          H
        280D 🔍
10238
                                                            34 DIGITS NOT IN PROCEED
                   0221
                                 JR
                                          Z,CCS1A-$
        CDFFFF 659 0222
1023A
                                 CALL
                                          UFOR2
                                                  GET STARTING ADDR IN HL
1023D
        DD2AF6011 0223
                                          IX, (STKPT)
                                                           SET POINTER TO USER'S SP
                                 LD
10241
        DD75FE
                   0224
                                          (IX-2), L
                                 LD
10244
                                          (IX-1), H
                                                           CHANGE PC TO NEW ONE
        DD74FF
                   0225
                                 LD
                   0226 ; PROCEED MODE
10247
        0005021
                   0227 CCS1A:
                                 CALL
                                          UFOR3
                                                   ; CHECK IF BP1S ACTIVE
1024A
        202B
                   0228
                                 JR:
                                          NZ, CCS2A-$
                                                            ; YES SS ONCE
10240 1816
                   0229
                                          CCS1D-$ ; NO, ENABLE KB AND RET
                                 JR
                   0230 ; INSTALL BREAKPOINTS AND SAVE USERS OF CODES
1024E
        DD21FFFF
                   0231 CCS1C:
                                 LU
                                          1X, BPTAB
                                                           ; POINTER TO BP TAB
10252
        DD6600
                   0232 CCS1CA: LD
                                          H_{\nu}(IX+0)
10255
        DD6E01
                   0233
                                          L, (IX+1)
                                                           GGET ADDR OF OP CODE
                                 LD
```

	a and a second	na a sometime	Water discounting	an			
DECKY ADDR	- (C) 1978 (	MICKU MICKU	DESTON	CONCEPTS	MOSTER '	FLP-80	ASSEMBLER V2. 0 PAGE 0005 = 1/KO: DECKY . SRC
HLUDIN	CECETO 1	⇔1 <del>π</del>	COUNTY COL.	ermininger	•	PHIHOEI	= PRO: DECKY . SRC
10258	7E	0234		L.D	A, (HL)	FORT OF	CODE
10259	OECF	0235		LD	C, OCEH		RST7 OP CODE
1025B	71	0236		LD	(HL), C	JAS A RE	•
40250	DD7702			LD	(1X+2), 4		SAVE USERS OF CODE
4025F	CDEFFE	0238					O NEXT LUCATION
10262	20EE	0239					; LOOP BACK FOR MORE
		0240	FNABLE	KEYBOARI	FOR ABO	ORT	
10264	3E04	0241	CCS1D:	LD	A, 04H		
10266	D38C	0242		OUT	(DIGLH),	A	;ENABLE NMI INTERRUPT
10268	3E45	0243		LD	A, 45H		
1026A	D386	0244		OUT	(CTC2), 4	4	CTC TO MAKE A ZC/TO
10260	3E01	0245		L.Li	A, 01H		
1026E	D386	0246		OUT	(CTC2), 6	4	ON ONE NEG PULSE IN
10270	1812	0247		JR	CCS2B-\$	RESTORE	USER1S REGISTERS
				STEP KEY	HANDLER	₹	
J10272	SEOO		CCS2:		A) OOH		
< 0274	32FFFF F42				(BELG), A	4	CLEAR OUT ANY BP
· <0277	3EO1	0251	CCS2A:	LD			
10279	3202021	0252				Α	;SET SS FLG
10270	3E07	0253		LD	A, 07H		
1027E	D386	0254		OUT	(CTC2), 4	4	; NO INTR RESET CTC2
10280	SEOB	0255					C FOR 176 COUNTS
10282	D386						; UNTIL NMI INTR
		0257	RESTOR	E REGISTE			
~0284	FDE1	0258	CCS2B:	POP	ΙΥ		
10286	DDE1	0259		POP.	ľΧ		
10288	E1	0260		POP	HL.		
10289	D1	0261		POP	DE		
1028A	C1	0262		POP	BC	J ALTERNA	TE REGISTERS
1028B	F1	0263		POP	AF		
Y0280	08	0264		EX	AF, AF		
10280	D9	0265		EXX			
1028E	F 1	0266		POP	AF	; I AND I	FF
1028F	ED47	0267		LD	I,A	RESTORE	I
10291	E 1	0268		909	HI		
10292	D1	0269		404	DE		
10293	C1	0270		POP	BC		
10294	3AF2011	0271		LD	A, (U1F)	GET IFF	•
	BA	0272		OR		SET STA	
	C29EO21	0273		JP		<b>:</b>	GO ENABLE INTR
	F 1	0274		POP	AF		
10290	F3	0275		D1			INTERRUPTS
	C9	0276		RET		; TO USER	1S PROGRAM
1029E	F1		CCS2C:				
1029F	FB	0278		El			INTERRUPTS
102A0	C9	0279		RET			TO USER PROGRAM
							T OF MONITOR
2000				VES USER			
102A1	CSFFFF		CCS3:			CLEAR F	LAGS, DISP HDR
				EY HANDLE			
							T PORT OR NEXT ERROR
2000 to	A participan			M PROGRAN			
102A4	SAFFFF		CCS4:	LD	A, (MFLG)		
102A7	FE01	0287		CP			EXAM MODE ACTIVE
102A9	2812	0288		JR LF:	Z, CCS4B-		
102AB	SAFFFF	0289		LD	A, (PFLG)		Asha bamanan a mana
102AE	FE01	0290		CP 'C'			AM MODE ACTIVE?
102B0	2826	0291		JR	Z, CCS4C-	- <b>\$</b>	

```
DECKY (C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0006
 ADDR OBJECT ST # SOURCE STATEMENT DATASET = DKO: DECKY . SRC
                                LD
10282
       SAFFFF
                  0292
                                        A, (PRFLG)
                 0292 CP
0293 CP
0294 CCS4A: JP
0295 JP
102B5 FE01
                                        01H ; PROM PROG MODE ACTIVE?
       C2A2O21
10287
                                        NZ, RESTR1 ; KEY HAD NO MEANING
                                        CCS12D ; YES, PROM PROG MODE ACTIVE
102BA
       C330061
                  0296 ;
                                                 GO DISPLAY NEXT ERROR
                  0297 CCS4B: CALL UFOR2 ; FORMAT TO FOUR BYTES IN HL
0298 INC HL ; SELECT NEXT MEMORY ADDR
102BD
       CD3B021
                               INC
10200 23
                                        HL ; SELECT NEXT MEMORY ADDR
                  0299
0300
0301
0302
10201
      70
                               LD
                                        A, H
10202 CDFFFF
                               CALL
                                        UFOR1 ; UPDATE FIRST TWO DIGITS
10205 DD23
                               INC
                                        IX
                                                FIX IS ALREADY PTING TO DISMEM
10207
       DD23
                               INC
                                        ΙX
10209
      7D
                  0303
                               LD
                                        A. I.
102CA CDC3021 0304
102CD DD23 0305
102CF DD23 0306
102D1 7E. 0307
102D2 CDCB021 0308
102D5 C3BC011 0309
                               CALL.
                                        UFOR1 ; UPDATE SECOND TWO DIGITS
                                        1 X
                               INC
ΤX
                               INC
                  0319 FALTERNATE REGISTER DISPLAY
; POINT TO REG
                                                        WRITE TO DISPLAY
                                                         FPT TO LAST 2 DIGITS
10308 3E01
                 0330 ; MAIN REGISTER DISPLAY
70308 3E01 0331 CCS6: LD A,01H
7030A 32FFFF 0332 LD (RFLG),A ;SET RFLG
7030D CD6E047 0333 CALL ALTER6
70310 380A 0334 JR C,CCS6A-$ ;SPEC REG LT 6?
70312 7E 0335 LD A,(HL) ;GET INTO A
70313 DD2101037 0336 LD IX,DSMEM4 ;PT TO LAST 2 DIGITS
70317 CD04037 0337 CALL UFOR1 ;WRITE A TO DSMEM4,5
7031A 1846 0338 JR CCS6C-$
0339 ; HANDLE PC, SP, 1X, 1Y
                               INC
10330 23 0348
                                        HI_
                                        A, (HL) ; HIGH BYTE TO A
40331
       7E
                  0349
                                LU
```

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0007
DECKY
 ADDR OBJECT ST # SOURCE STATEMENT
                                           DATASET = DKO: DECKY . SRC
10332
      DD21FFFF 0350
                             LD
                                     IX, DSMEM2
                                                   FOINT TO FIRST TWO
      CD2E031 0351
10336
                             CALL
                                     UFOR1 ; SECOND BYTE TO DSMEM4, 5
10339
      1820
                0352
                             JR
                                     CCS6D-$ ; GO DISPLAY
10337 162D 0352 03641: LD
                                     A. (STKPT1)
1033E
      DD2134034 0354
                             LD
                                     IX, DSMEM2
10342
      CD37034 0355
                             CALL
                                     UFOR1 FIRST BYTE TO DISMEM
10345
      3A3F021
                0356
                                     A, (STKPT)
                             LD
40348
      DD2127031 0357
                             LD
                                     1X, DSMEM4
10340
      CD43034
                0358
                             CALL
                                     UFOR1 ; SECOND BYTE TO DISMEM
1034F
      DD222B031 0359
                             LD
                                     (KEYPTR), IX ; PREPARE FOR 4 DIGITS IN
10353
      1813
                0360
                             JR
                                     CCS6D-$
                0361 ; HANDLE IFF
      DD214A031 0362 CCS6B: LD
10355
                                    IX, DSMEM4
10359
      3A95024
                0363
                             LD
                                     A, (UIF) ; GET VALUE 4 OR O
      CD4D031
40350
                0364
                             CALL
                                     UFOR1 ; WRITE TO DISMEM
1035F
      2192014
                0365
                            LD
                                     HL, DSMEM7
10362 21FFFF
                0366 CCS6C: LD
                                     HL, DSMEM6
                                                   SETUP FOR REG CHG
       2251034
10365
                0367
                             LD
                                     (KEYPTR), HL
10368 C3EB021
                0368 (CS6D:
                             JP
                                     DISUP
                0369 ; EXAMINE PORTS
1036B 3AA6011
                0370 0087:
                            LU
                                     A, (D1G2)
1036E FE01
                0371
                             CP
                                    1
10370 2020
                             JR
                                     NZ,CCS7A-$ ; VERIFY TWO DIGITS IN (PFLG),A ; SET PFLG
                0372
10372 32AC021
                0373
                             LD
10375 3E10
                0374
                             LD
                                     A, 10H
10377 3240031
                0375
                             LD
                                     (DSMEM2),A
1037A 3287011
                0376
                             LD
                                     (DSMEM3), A
                                                 BLANK DIGITS 2 AND 3
1037D CDD9021
                0377
                             CALL
                                     UFOR2 GET PORT ADDR INTO HL
10380 40
                0378
                             1.10
                                    Call
                                            - MOVE FIRST TWO DIGITS TO C
10381
      ED78
                0379
                             1 N
                                     A, (C) READ THE PORT
10383
       DD2157031 0380
                             1.1.1
                                     1X, DSMEM4
                                                    FPT TO DATA DIGITS
10387
      CD5D034
                0381
                             CALL
                                     UFOR1 ; WRITE INTO DISMEM
                0382
4038A DD23
                             INC
                                     ΙX
10380
      DDZ3
                0383
                             INC
                                     IX SETUP TO CHANGE PORTS
1038E
      DD2266031 0384
                                     (KEYPTR), 1X ; SETUP TO CHG PORT
                             LE
10392 | 0369031 |
                0385 CCS7A: JP
                                   DISUP : GO DISPLAY
                0386 ; EXAMINE MEMORY
       3A35021
10395
                0387 CCS8: LD
                                     A, (DIG4)
10398 B7
                0388
                             OR:
                                     A FYERIFY FOUR DIGITS IN
10399 2816
               0389
                             JR
                                     Z,CCS8A-$
1039B
      32A5021
                0390
                             LD
                                     (MFLG), A
                                                    ; SET MFLG
      CD7EO31
1039E
                0391
                                     UFOR2 GET FOUR BYTE ADDR IN HL
                             CALL
                0392
103A1
      7E
                             A, (HL) GET MEMORY DATA
103A2
       DD2185031 0393
                             LD
                                     IX, DSMEM4
                                                    POINT TO CORRECT DIGITS
10346
       CD88031
                0394
                             CALL
                                     UFOR1 ; WRITE INTO DISMEM
103A9
      DD23
                0395
                             1NC
                                     IΧ
COBAB
      DD23
                0396
                             INC
                                     1 X
103AD
      DD2290031 0397
                                     (KEYPTR), IX ; SETUP FOR DATA CHG
                             LD
103B1
      0393034
                0398 CCS8A:
                             JP
                                     DISUP
      DD21F4021 0399 ALTER:
103B4
                             LD
                                     IX, DISMEM
<03B8
       3A73034
                0400
                             LD
                                     A. (PELG)
103BB
       B7
                             OR
                0401
10380
                             JR
       202A
                0402
                                     NZ, ALTER2-$
                                                    # PORT CHNG
103BE 3A0B031
                0403
                             LD
                                     A, (RFLG)
10301
      B7
                0404
                             OR
10302
      2035
               0405
                             JR
                                     NZ, ALTR3-$
                                                    FREG CHANGE
10304
               0406
       3AF0021
                             LU
                                     A, (ARFLG)
10307
       B7
                0407
                             OR
                                     Α
```

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0008
DECKY
ADDR OBJECT ST # SOURCE STATEMENT DATASET = DKO: DECKY . SRC
      C241041
               0408
                             JP
10308
                                     NZ, ALTR4
                                                    FALT REG CHANGE
103CB
     3A9C031 0409
                             LD
                                     A, (MFLG)
103CE B7
                0410
                             OR
                             JP
              0411
                                     Z, RESTR1
1030F
     CAB8021
                                                    FALSE ALARM RESTART
103D2 CD9F031
                             CALL.
                                    UFOR2 ; GET ADDR 1NTO HL
                0412
103D5 DD7E06
                             LD
                                     A, (IX+6)
                                                    GET HIGH NIBBLE
                0413
10308 CD8E041
                             CALL
                0414
                                    ALTER7
103DB DDB607
                             OR
                                    (IX+7) ; OR WITH LOW NIB
               0415
     77 0416 LD (HL),A ; WRITE TO MEMORY
7E 0417 LD A,(HL) ; READ IT BACK
DD21A4031 0418 ALTER1: LD IX, DSMEM4
CDA7031 0419 CALL UFOR1 ; WRITE NEW DATA INTO DISMEM
103DE
103DF
103E0
103E4
103E7
                0420
                             RET
     C9
103E8 CDD3031 0421 ALTER2: CALL UFOR2 ; GET ADDRESS INTO HL
103EB DD7E06 0422 LD A,(IX+6) ; GET ONE NIB
103EE CD8E041
                0423
                             CA!_L
                                    ALTER7
103F1
      DDR907
                0424
                             OR
                                    (IX+7) FOR 1WTH LOW NIB
03F4
     40
                0425
                             LD
                                     C<sub>2</sub> H
                                     (C), A ; WRITE TO PORT
103F5 ED79
                0426
                             OUT
103F7
     18E7
                0427
                             JR
                                     ALTER1-$
                0428 ; MAIN REGISTER CHANGE
      CD6E041
103F9
                0429 ALTR3: CALL
                                    ALTER6
                             JR
                                    C, ALTR3A-$ ; SPEC REG LT 6?
103FC 380D
              0430
103FE DD7E06
                0431
                             LU
                                    A, (IX+6)
                                                   GET HIGH NIBBLE
                             CALL
10401 CD8E041
                0432
                                     ALTER7
10404 DDB607
                0433
                             OR
                                    (1X+7) ; OR WITH HIGH NIBBLE
40407
                0434
                             LD
                                    (HL), A ; MODIFY REGS ON STACK
     77
10408 C3E0031 0435
                             JP
                                   ALTER1
                0436 ALTR3A: CP
1040B FE03
                                            318 IT KEY 3?
                                  Z,ALTR3B-$
                             JR
1040D 2824
               0437
                                                    ; YES, IFF
1040F FE02
                             CP
                0438
                                            318 IT KEY 2?
                                    Z,ALTR3C-$;YES, SP
10411 282A
                             JR
                0439
10413 DD7E04
                0440
                                     A, (IX+4)
                                                   GET HIGH NIBBLE
                             LD
10416 CD8E047
                0441
                             CALL
                                     ALTER7
10419 DDB605
                                     (IX+5) ; OR WITH LOW NIBBLE
                0442
                             OR
10410 23
                0443
                             INC
                                     HL.
1041D 77
                0444
                             LD
                                     (HL), A ; MODIFY HGIH BYTE
1041E DD2178031 0445
                                     1X, DSMEM2
                             LD
10422 CDE5031
                             CALL
                0446
                                     UFOR1 ; WRITE DATA TO DISPLAY
10425 DD7E04
                0447
                             LL
                                     A, (IX+4)
                                                   GET HIGH NIBBLE
10428 CD8E041
                0448
                             CALL
                                    ALTER7
1042B DDB605
                0449
                             0R
                                     (IX+5) ; OR WITH LOW NIBBLE
1042E 2B
                0450
                             DEC
                                     HL.
1042F 77
                0451
                             LU
                                    (HL), A ; MODIFY HIGH BYTE
10430 | 03E0031 |
                             JP
                0452
                                     ALTER1
10433 3A60031
                0453 ALTR3B: LD
                                    A, (DSMEM7) ; GET NEW VALUE
10436 325A031
                0454
                                    (UIF), A ; MODIFY UIF
                             LU
10439 32FFFF
                0455
                                    (DSMEM5), A ; WRITE TO DISPLAY
                             LD
10430 09
                0456
                             RET
                0457 ; SP CHANGE 18 ILLEGAL
1043D E1
                0458 ALTR30: POP
                                            ; DUMMY TO SIM RET
                                     HL.
1043E 0300031
                0459
                             JP
                                     RESTR1
                0460 FALTERNATE REGISTER CHANGE
40441 DD21B6034 0461 ALTR4: LD
                                  IX, DISMEM ; POINT TO REG
40445 CD55044
                0462
                             CALL
                                   ALTER5
10448 DD7E06
                0463
                                   A, (IX+6) ; GET HIGH NIBBLE
                             LD
1044B CD8E041
                0464
                             CALL ALTER7
1044E DDB607
                0465
                             OR:
                                    (1X+7) ; OR WITH LOW NIBBLE
```

```
BECKY (C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLF-80 ASSEMBLER V2. 0 PAGE 0009
ABBR OBJECT ST # SOURCE STATEMENT DATASET = DKO: DECKY . SRC
< 0451
     77
               0466
                           LD
                                  (HL), A ; MODIFY REG ON STK
     035.0037
40452
               0467
                           JP.
                                  ALTER1 ; GO DISPLAY
               0468 ALTERS: LD
40455 DDSE00
                                  E_{\lambda}(IX+0)
                                            GET REGISTER
40458 0600
               0469
                           LU
                                  B) OOH
4045A 1600
               0470
                           LD
                                  D, OOH
1045C 21FFFF
                                  HL, REGTBP ; POINT TO ALT TABLE
               0471
                           L.D
     19
1045F
               0472
                           ADD
                                  HL, DE ; ADD KEYVALUE OFFSET
10460 4E
               0473
                                  C, (HL) GET VALUE
                           1.10
< 0461
     79
              0474
                           LD
                                  A. C
10462 FE19
               0475
                                  25D FILLEGAL VALUE?
                           CP
     CASF041
< 0464
               0476
                           JP
                                  Z, RESTR1 ; YES, RESTART MONITOR
10467 2A46031
               0477
                           LD
                                  HL, (STKPT)
                                               FOINT TO USER'S STACK
4046A B7
               0478
                           08
                                  A CLEAR CARRY
4046B ED42
               0479
                           SBC
                                 HL,BC ; SUB OFFSET FROM SP
1046D C9
               0480
                           RET
B, OOH
40475 0600
               0483
                           LD
10477 1600
             0484
                           LE
                                  D) OOH
                                  HL, REGTB ; POINT TO MAIN TABLE
10479 21FFFF 0485
                           LD
1047C
     19
               0486
                           ADD
                                  HL, DE ; ADD KEYVALUE OFFSET
1047D 4E
               0487
                           LD
                                  C, (HL) ; GET VALUE
1047E 79
              0488
                           LD
                                  A, C
1047F FE19
                                  250 ; ILLEGAL VALUE?
               0489
                           CP
     CA65041 0490
                           JP
40481
                                 7, RESTR1 ; IF SO RESTART
10484 2868041
               0491
                           L.D
                                HL, (STKPT)
                                              FOINT TO USER'S STACK
10487 7B
                           LD
               0492
                                A,E ; GET KEYVALUE AGAIN
10488 B7
               0493
                           OR:
                                A
                                        CLEAR CARRY
                           SBC HL, BC ; SUB OFFSET FROM SP
10489 ED42
              0494
1048B FE06
             0495
                           CP
                                 6 ; SPEC REG?
1048D 09
               0496
                           RET
             0497 ALTER7: SLA
1048E CB27
                                  Α
10490 CB27
               0498
                           SLA
                                  Α
10492 CB27
               0499
                           SLA
                                  Α
10494 CB27
               0500
                           SLA
10496 (09
               0501
                           RET
               0502 | BREAKPOINT INSTALLATION
               0503 ; MAKES AN ENTRY INTO BREAKPOINT TABLE IF ENOUGH SPACE
               0504 (EXISTS. THE ACTUAL BREAKPOINTS ARE PUT INTO RAM
               0505 ; ON THE EXECUTE COMMAND.
10497 3A96031
               0506 CCS9: LD
                              A, (DIG4)
                                               GET FLAG
               0507
1049A B7
                           OR
                                A SET STATUS
                                NZ,CCS90-$ ; FOUR DIGITS IN?
1049B
     2005
               0508
                           JR
1049D
     3275021
               0509
                         LD
                                 (BFLG), A
                                                ## NO CLEAR ALL BP18
10440
               0510
     1810
                          JR
                                CCS91-$
               0511 CCS90: CALL UFOR2 ; GET BP ADDR 1NTO HL
0512 CALL UFOR3 ; GET BP STATUS
0513 JR Z, CCS9B-$ ; NO BP, 'INSTA
104A2 CDE9031
104A5 CD48021
104A8
     2810
                                                NO BP, INSTALL ONE
104AA
     フロ
               0514
                         LE
                                 A, B
104AB FE05
                           CF
               0515
                                 05 ; TABLE FULL?
                                NZ,CCS9A-$;NO GO ON
                           JR
104AD
     2006
               0516
                               RESTRI ; YES, CLEAR DISPLAY
                          JP
104AF 0382041
               0517
104B2 C3B2O31
               0518 CCS91: JP
                                 DISUP
               0519 FIND FIRST FREE SPACE IN TABLE
104B5 CD60021
               0520 CCS9A: CALL UIX3 ; IX+3 AND B-1
104B8 20FB
               0521
                           JR
                                  NZ,CCS9A-$ ;LOOP TIL FREE SPC
               0522 ; INSERT NEW BREAKPOINTS IN TABLE
104BA 3A9E041
               0523 CCS9B: LD
                                A, (BFLG)
```

```
(C) 1978 MICRO DEŠIGN CONCEPTS - MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0010
 DECKY
                    ST # SOURCE STATEMENT
  ADDR
         OBJECT
                                                  DATASET = DKO: DECKY . SRC
 104BD
         30
                    0524
                                  INC
                                                                            K19871463
 104BE
         32BB041
                    0525
                                  LD
                                           (BFLG), A
                                                            ; INCREMENT FLAG
 10401
         DD7400
                    0526
                                  LD
                                           (IX), H ; WRITE TO TABLE
                                  LD
 10404
         DD7501
                    0527
                                           (1X+1), L
                                  JP
  10407
         C3B304<
                    0528
                                           DISUP
                    0529 ; PUNCH DATA TO CASSETTE INTERFACE IN KC FORMAT
                    0530 ; STARTING ADDRESS IN DET, ENDING ADDRRESS IN HLT.
                    0531 ; INTERRUPTS ARE LIVE DURING THIS ROUTINE.
         COFFER
 <104CA
                    0532 CCS10:
                                  CALL
                                           UFOR4
                                                  ; CLEAR DISPLAY
         3EON
 3404CD
                    0533
                                  LD
                                           A, 1
 ₹ 040F
         32FFFF
                    0534
                                  LD
                                           (FLG24), A ; SET FLG24 FOR MARKS
         EDSE
01FFFF
 510402
                    0535
                                  IM
                                           2
A < 0404
                    0536
                                  LD
                                           BC, CTC1P
P 40407
         78
                    0537
                                  LD
                                           A, B
610408
         ED47
                    0538
                                  LD
                                           I, A
10 CO4DA
         79
                                  LU
                                           A.C
                    0539
- 104DB
        0384
                    0540
                                  OUT
                                           (CTCO), A
                                                            ; INTERRUPT VECTOR
->*O4DD
         3E85
                    0541
                                  LD
                                           A, 85H
*** 04DF
         D385
                    0542
                                  OUT
                                           (CTC1), A
                                                            CTC1 TO INTR
1 04E1
         3E1A
                    0543
                                  LU
                                           A, 26D
         D385 (7/372 0544
- 04E3
                                  OUT
                                           (CTC1), A
                                                            ; WITH THIS TIME CONST
18' 04E5
         SAFFFF
                    0545
                                  LU
                                           A, (PUNHSH)
 104E8
         57`
                    0546
                                  LD
                                           D. A
         SAFFFF
 104E9
                                                            GET STARTING ADDR
                    0547
                                  LU
                                           A, (PUNHSL)
         5F°
 104EC
                    0548
                                  LD
                                           E, A
 404ED
                    0549
                                  LL
                                           A, (PUNHEH)
         SAFFFF
         67° 1 '2
 104F0
                    0550
                                  LD
                                           H, A
 404F1
         SAFFFF
                    0551
                                  1.10
                                           A, (PUNHEL) ; GET ENDING ADDE
 104F4
        GF C
                    0552
                                  LD
                                           L, A
 104F5
                                                   ; CLEAR CARRY
         AF
                    0553
                                  XOR
                                           Α
 104F6
         E)J52
                    0554
                                  SBC
                                           HL, DE
                                                   CALCULATE BLOCK SIZE
 04F8
        23
                    0555
                                  INC
                                           HL.
         210000 % 5
 104F9
                   0556
                                  PUSH.
                                           HL.
                                                  SAVE 1T
                  J-0557
 104FA
                                           HL,0000H
                                  ĹD
 104FD
         0603
                                           B,3D
                                                ; SETUP FOR 40 SEC DELAY
                    0558
                                  1...[1
 104FF
         FB
                    0559
                                  ΕI
 10500
         76
                    0560 CCS10A HALT
                                                   ; WAIT FOR CTC1 INTR
                    0561 ; ***********
 10501
         20
                    0562
                                  DEC
                                           <u>L</u>_
 10502
         20FC
                                  JR
                                           NZ, CCS10A-$
                    0563
 10504
         25
                    0564
                                  DEC
                                           Н
         20F9
                                           NZ, CCS10A-#
                                                            ; DELAY LOOP
 40505
                    0565
                                  JR
         10F7
  10507
                    0566
                                           CCS10A-$
                                                            340 SEC FOR LEADER
                                  DUNZ
         3E3A 0567
CDFFFF 0568
.0509∑او
                    0567 CCS10B: LD
                                           A, SAH ; START WITH A COLON
 プ<sub>050B</sub>
                                           OTCHR1 ; OUTPUT COLON
                                  CALL
         AF
  1050E
                    0569
                                  XOR
                                           Α
                                                   CLEAR CARRY, INTRPTS DISABLED
 1050F
         011000
                    0570
                                  LI
                                           BC, 10H
 10512
                    0571
                                  PUP
                                           HL.
         E.1
 10513
         ED42
                    0572
                                  SBC
                                           HL, BC
                                                   COMPARE HL WITH 10
 10515
                    0573
                                          - NC, CCS1OC-#
         3009
                                  JR
                                                           ⇒ NC=>HL>10H
 < 0517
         09
                    0574
                                  ADD
                                           HL, BC ; RESTORE BLOCK SIZE(10H
 10518
         85
                                                   ; SET STATUS IF L=O
                    0575
                                  ADD
                                           A, L.
 40519
         47
                    0576
                                           B, A
                                  LD
 1051A
         2E00
                    0577
                                  LL
                                           L.O
 10510
         2830
                    0578
                                  JR
                                           Z,CCS1OF-$
C 1051E
         1801
                    0579
                                  JR
                                           CCS10D-$
 10520
         41
                    0580 CCS10C: LD
                                           B. C
                                                  ; B=BLOCK SIZE
ے 10521°
         E5
                    0581 CCS10D: PUSH
                                           HL.
                                                   ; SAVE
```

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0011
  DECKY
                      ST # SOURCE STATEMENT
    ADDR
          OBJECT
                                                      DATASET = DKO: DECKY . SRC
   40522
          0E00
                      Q582
                                    LD
                                              \mathbf{C}_{\bullet} \mathbf{O}_{\bullet}
                                                      GCLEAR CHECKSUM
აზ<sup>9</sup>/ 0524
                   1.2º 0583
          78
                                    LD
                                              A, B
                                                      FPUNCH RECORD LENGTH
          CDFFFF 6
 J 0525
                      0584
                                     CALL
                                              UPACCS
   40528
          3AL604
                      0585
                                    LD
                                              A, (PUNHSH)
          CD260518 0586
          670023
 1052B
                                    LU
                                              H, A
   4052C
                                    CALL
                                              UPACCS
          3AEA041
。+1052F
                                              A, (PUNHSL.)
                      Q588
                                    LD
                                                              PUNCH HIGH BYTE FIRST
  10532 6F 10589
10533 CD2D05<sup>3</sup>(170590
                                    LD
                                             L, A
                                    CALL
                                              UPACCS.
          AF
 4510536
                   13000591
                                    XOR
                                             A
                                                      ; ACC=0, PUNCH RECORD TYPE
          CD3405%1
 10537
                      0592
                                    CALL
                                             UPACCS
          CALL

CD3805 % 0594 CCS10E: LD
  4053A
                                             A, (HL)
                                                     ; PUNCH DATA
   4053B
                                    CALL
                                             UPACCS
   1053E
          23
                      0595
                                    INC
                                             HL
 56/053F
          10F9
                      0596
                                    DUNZ
                                              CCS10E-$
   10541
         97
                      0597
                                    SUB
                                             Α
  10543 CD3C051 0598
                                    SUB
                                             C
                                    CALL
                                             UPACCS ; PUNCH CKECKSUM
5610546
                   0600 سير
          SHOD
                                    LD
                                             A, ODH
                                                      ⇒ CR
         CD4405<sup>∞6</sup>
   10548
                      0601
                                    CALL
                                             UPACCS
  1054B
          SEOA.
                                              AAO (A
                      0602
                                    LD
                                                      ; LF
  2054D
          CD49051
                      0603
                                    CALL
                                             UPACCS
 <sub>6</sub><10550
          7C.
                      0604
                                    LD
                                              A, H
          322905
   40551
                      0605
                                    LD
                                              (PUNHSH), A
                                                               ; SAVE HIGH BYTE
   10554
                      0606
          70
                                    LD
                                              A, L
   10555
          3230051
                      0607
                                    LD
                                              (PUNHSL), A
                                                               SAVE LOW BYTE
   40558
                                    JR
          18AF
                      0608
                                              CCS10B-$
                                                               FUNCH SOME MORE
  055A
          0603
                      0609 CCS10F: LD
                                              в, з
0550 <sup>د مرع</sup>
          ΑF
                      0610 CCS10G: XOR
                                              Α
   4055D
          4F
                      0611
                                    LD
                                             C, A
   1055E
          CD4E051
                      0612
                                    CALL
                                             UPACCS ; PUNCH EOF 1/2 7/2
   10561
          10F9
                      0613
                                    DUNZ
                                             CCS10G-$
   10563
                      0614
          3E01
                                    LD
                                              A, 1
                                                                      0.0
  -10565
          CD5F051
                      0615
                                             UPACCS
                                    CALL
   10568
          97
                      0616
                                    SUB
                                              Α
   10569
          91
                      0617
                                    SUB
                                             C
   1056A
                                             UPACCS ; CKSUM FOR EOF
          CD66054
                      0618
                                    CALL
   1056D
          21FFFF
                      0619 CCS10H: LD
                                              HL, OFFFFH
                                                               SETUP 5 SEC TRAILER
   10570
                      0620
         FB
                                    ΕI
                                                      FENABLE INTERRUPTS
   10571
          76
                      0621
                                    HALT
                      0622 ; **********
  10572
          210
                      0623 CCS10J: DEC
                                             . .
   10573
          20FD
                      0624
                                    JR
                                              NZ, CCS10U-$
   10575
          25
                      0625
                                    DEC
                                             Н
   10576
          20FA
                      0626
                                    JR
                                              MZ, CCS10J-$
   10578
          +3
                      0627
                                    \mathbf{D}\mathbf{1}
   10579
                      0628
          3503
                                    LD
                                              AJ 03H
   1057B
          D385
                      0629
                                    OUT
                                              (CTC1), A
                                                              ## DISABLE CTC KILL TONE
   4057D
          F3
                      0630
                                    \mathbf{D}\mathbf{I}
                                                       ; DISABLE INTERRUPTS
   1057E
          C3B0041
                      0631
                                    JP
                                              RESTRI ; RESTART MONITOR
                      0632 (LOAD DATA FROM CASSETTE TAPE TO MEMORY (KC FORMAT)
 60×0581
          ED5E . 600:0633 CCS11: IM
                                                     SELECT MODE TWO INTERRUPTS
 410583°
          21FF0F €
                      0634
                                    LU
                                              HL, OFFFH
                                                               START 15 SEC DELAY
141/0586
          0620
                      0635
                                    LD
                                             B, 20H
 ∞10588
          20
                      0636 CCS11A: DEC
 ·5 10589
          20FD
                      0637
                                    JR
                                              NZ, CCS11A-$
 07 O58B
          25
                      0638
                                    DEC
· ₀∜1058C
          20FA
                      0639
                                    JE
                                              NZ, CCS11A-$
```

```
OBJECT
                 ST # SOURCE STATEMENT -- DATASET = DKO: DECKY . SRC
  ADDR
00/058E
        1068
                  0640
                                DUMZ
                                        CCS11A-$
                   0641 ; NOW INTO LEADER - START MAIN LOOP
<sup>15</sup> 40590
        CDEEFE
                  0642 CCS11G: CALL INCHR
                                                GET FIRST CHARS
 10593
                                       ∡ЗАН
        D63A
                  0643
                                SUB
                                                ; CHECK FOR COLON
 10595
        20F9
                  0644
                                JR
                                       NZ, CCS11G-$
                                                       ; LOOP BACK
 10597
        4F
                  0645
                                LD
                                        C, A ← ; ZERO CHECKSUM
 10598
        CDFFFF
                  0646
                               · CALL
                                        ULACC
                                                GET RECORD LENGTH AND CKSUM
                                      <- B, A
 1059B
        47
                  0647
                                LD
 10590
        CD99051
                  0648
                                CALL
                                        ULACC
                                                GET HIGH BYTE OF ADDR
 1059F
        57
                  0649
                                LD
                                        D. A
 105A0
        CD9D051
                  0650
                                CALL
                                        ULACC
                                                GET LOW BYTE OF ADDR
 105A3
        5F
                  0651
                                L.D
                                        E, A
 105A4
                                        ULACC ← ; GET RECORD TYPE
        CDA1051
                  0652
                               CALL
 105A7
        30
                 0653
                               DEC
                                        A ·
                                                ; RECORD TYPE=EOF?
 105A8
                  0654
        F5
                                PUSH
                                        AF
                                        Z,CCS11J-$ ; JP IF YES
 105A9
                  0655
                                JR
        2807
 105AB
        CDA5051
                  0656 CCS11H: CALL
                                        ULACC GET DATA
 105AE
        12
                   0657
                                LD
                                        (DE), A ; STORE IT
 105AF
        13
                   0658
                               INC
                                        DE
 105B0
        10F9
                   0659
                                DJMZ
                                        CCS11H-$
                                                        ; LOOP FOR MORE
        CDAC051
                                        ULACC ; GET CHECKSUM
                   0660 CCS11J: CALL
 105B2
 105B5
        AF
                   0661
                                XOR
                                        Α
                                               ; CLEAR ACC
 105B6
        81
                   0662
                                ADD
                                        A, C
 105B7
        2814
                                JR
                                        Z,CCS11K-$
                   0663
                                                       ;CKSUM OK
                   0664 ; ERROR REPORTING
 10589
        DD2170044 0665
                              LD
                                       IX, DISMEM ; POINT TO BUFFER
 105BD
        7A
                   0666
                                LD
                                        \mathbf{A}, \mathbf{D}
        CD23041
 105BE
                   0667
                               CALL.
                                        UFOR1 ; DISPLAY HIGH BYTE
 10501
        DD2120041 0668
                               LU
                                        IX, DSMEM2
 10505
        78
                   0669
                                LD
                                        A, E
 10506
        CDBF051
                   0670
                                CALL UFOR1
                                                FDISPLAY LOW BYTE
 10509
                                POP
        F1
                   0671
                                        AF
                                                ; RESTORE SP_
                   0672 JP DISUP
0673 CCS11K: POP AF
 105CA
        0308044
                                                ;GO DISPLAY
        F1
 105CD
                                                ; EST FOR EOF
                               JR
 105CE
        2000
                   0674
                                        MZ, CCS116-$
                                                        GO LOOK OF NEXT RECORD
 105D0
        C37F051
                                JP
                                        RESTR1 ; RESTART MONITOR
                   0675
                   0676 ; PROM PROGRAMMER FOR 2758 AND 2716 PROMS
                   0677 ; MOVES DATA FOR RAM STARTING AT 2000H TO PROM
                   0678 ; STARTING AND 1000H. NUMBER OF BYTES TO BE
                   0679 ; TRANSFERED (EXPRESSED IN FOUR HEX DIGITS) IS
                   0680 ; IN DISPLAY BUFFER (DISMEM).
 40503
        3E01
                   0681 CCS12: L.D.
                                        A, 01H
                                        (PRFLG), A
UFOR2
                                                      SET PROM PROG FLG
 10505
        32B3021
                   0682
                                LD
 105D8
        CDA3041
                   0683
                                CALL
                                                        GET BYTE COUNT
 1050B
        E5
                                                ; SAVE IT
                   0684
                                PUSH
                                        HL
                                POP
 105DC
        C1
                   0685
                                        BC
 1050D
        E5
                   0686
                                PUSH
                                        HL
                                        HL,2000H ; RAM SOURCE DATA
DE,1000H ; PROM DEST ADDR
 1050E
        210020
                   0687
                                LD
 105E1
        110010
                   0688
                                LD
                   0689 CCS12A: LD
0690 OUT
 05E4
                                        A, 25H ; CTC FOR 26MS ZC/TO2
        3E25
        D386
 105E6
                                        (CTC2), A
                                                        ; NO INTR
 105E8
        3ECB
                               LD
                   0691
                                        A, 203D
 105EA
       D386
                   0692
                               OUT
                                        (CTC2), A
                                                        ; TIME CONST
                                        A,80H ; CLEAR DISPLAY SET
 105EC
        3E80
                   0693
                                LD
                                OUT
 105EE D380
                   0694
                                                        ; PROM PROG EN=1
                                        (DIGLH), A
 105F0 EDA0
                   0695
                                LDI
                                                ; WAIT STATE INSERTED UNTIL
 105F2
                                                CTC2 TIMES OUT TWICE
        3E00
                   0696
                                LD
                                        A, COH
 105F4
        D380
                   0697
                                OUT
                                                       CLEAR PROM PROG EN
                                        (DIGLH), A
```

(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2.0 PAGE 0012

DECKY

						ASSEMBLER V2. 0 PAGE 0013
ADDR	OBJECT	ST #	SOURCE STATEME	ENT	DATASET	= DKO: DECKY . SRC
105F6	3E03	0698	i n	A. 03H	;RESET (	~TC-7
	D386	0699		(CTC2)		i Marata
	EAE4051	0700				;LOOPBACK IF BC-1 NE •
OOI II	bio Fillia Time ar		; VERIFY PROM :			) LOUPDHUP. IF DUTI ME •
105FD	Ci	0702	POP			E BYTE COUNT
105FE	210020	0703	LD			;HL PTS TO RAM
10601	110010	0704		DE. 100	0H	;DE PTS TO PROM
10604	1A		CCS12B: LD		GET PRO	
10605	EDA1	0706	CP1	117 . 407		E WITH RAM
10607	2006	0707		NZ, CCS		FERROR REPORT IT
10609	E2D1051	0708		PO.RES	TR1	; NO ERRORS - RETURN
10600	13	0709			; UPDATE	
7060D	18F5	0710				CHECK NEXT BYTE
			FERROR HANDLER		••	C to 1 House to 1 1 House C 1 1 House C 1 1 House
1060F	F5		CCS12C: PUSH		; PRESERV	/E ERROR DATA
10610	C5	0713	PUSH			VE BYTE COUNT
70611	D5	0714		DE		VE ERROR ADDR
10612	D9	0715				VE MAIN REGISTERS
10613	D1	0716		DE		OR ADDR IN PROM
10614	Ci	0717			; BC=BYTE	
10615	DD21BB054	0718	LD	IX, DIS		
10619	7A	0719	L.D	A, D		
1061A	CDC7054	0720	CALL	UFOR1	HIGH BY	YTE TO DISMEM
4061D	DD21C3054	0721	LD	IX, DSM		
10621	7B	0722	LD	A,E		
10622	CD1B061	0723	CALL	UFOR1	LOW BY	(E TO DISMEM
10625	DD21E2031	0724	LD	IX,DSM	EM4	
10629	F1	0725	POP	AF	RETRIE	VE ERROR DATA
1062A	CD23061	0726	CALL	UFOR1	; ERROR I	DATA TO DISMEM
1062D	C3CBO51	0727	JP	DISUP	; DISPLA	Y IT
		0728	S NEXT KEY INPU	JT DURING	ERROR DIS	BPLAY
10630	D9	0729	CCS12D: EXX		GET BA	CK POINTERS
10631	13	0730	INC	DE	; SETUP I	FOR NEXT ERROR
10632	1800	0731	JR	CCS12B	-\$	;LOOP FOR MORE ERRS
		0732	;****EQUATES			
>0080			DIGLH EQU	8CH	; WRITE	DNLY DIGIT SEL
>0090		0734	KBSEL EQU	90H		NLY KB SEL
>0084		0735	CTCO: EQU	84H	; INTRPT	VECTOR
>0085			CTC1: EQU	85H		TE INTERFACE-PUNCH
>0086			CTC2: EQU	86H		M PROGRAMMER
>0087			CTC3: EQU	87H		TE INTERFACE-LOAD
>0088			SEGLH: EQU	88H	; WRITE	DNLY SEGMENT LATCH
		0740	END			

ERRORS=0000

1

			hin bar	LUEVA
		0002	NAME	
		0003 ;UTILIT		
20100		0004 ; VERSIO		5/13/78
>0634		0005	ORG	0634H
		0006	PSECT	KEL
		0007	GLOBAL	D162
		0008	GLUBAL	D164
		0009	GLOBAL	DIG8
		0010	GL.OBAL.	UIX3
		0011	GLOBAL	UFOR1
		0012 ,	GLUBAL	D20MS
		0013	GL.OBAL	UFOR2
		0014	GL.OBAL	UF0R3
		0015	GLOBAL	UFOR4
		0016	GLOBAL	BPTAB
		0017	GLOBAL	SSFLG
		0018	GLOBAL.	UABIN '
		0019	GLUBAL	UBASC:
		0020	GLOBAL	UPACG
		0021	GLOBAL	UPACCS
		0022	GLOBAL	ULACC
		0023	GLOBAL	OT CHR
		0024	GL.OBAL.	KYTBL .
		0025	GLOBAL	REGTB
		0026	GLOBAL	REGTBP
		0027	GLOBAL	DISMEM
		0028	GLOBAL	STKP1
		0029	GLØBAL	SEGHT
		0030	GL.OBAL	KEYPTR
		0031	GLOBAL	OTCHR
		0032	GLOBAL.	OTCHR1
		0033	GLOBAL.	1NCHR
		0034	GLUBAL	FLG24
		0035	GLOBAL	RFLG
		0036	GLOBAL	ARFLG *
		0037	GLOBAL	BFLG
		0038	GLOBAL	PFLG
		0039	GLOBAL	CTC1P
	-	0040	GLUBAL	MFLG
		0041	GLOBAL	PRHLG
		0042	GLOBAL	CTC3L
		0043	GLOBAL	CTC1P
		0044	GLOBAL	UFGCR
		0045	GLUBAL	OTCHR6
		0046	GLOBAL	INCHR4
		0047 ; AUDS 1	THREE TO	IX AND DECREMENTS B.
		0048 ; USED :	IN MANIPL	JLATING THE TABLE HOLDING
		0049 ; BREAK	OINT ADD	DRESSES AND USER OP CODES
10634	DD23	0050 UIX3:	INC	1X
10636	DD23	0051	INC	IX
10638	DD23	0052	INC	IX
1063A	05	0053	DEC	B
1063B	09	0054	RET	JUSER TO CHECK FOR BP OVRFLW
				MEXT TWO LOCATIONS IN DISMEM TO BE
		0056 ; WRITH		A CONTAINS THE DATA AND UFOR1 DOES
		0057 ; THE W		·
10630	47	0058 UFOR1:	LD	B,A ; SAVE A IN TEMP REG
4063D	E60F	0059	AND	OOFH ; MASK OUT HIGH NIBBLE

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0002
UTIL
 ADDR OBJECT ST # SOURCE STATEMENT
                                           DATASET = DKO: UTIL . SRC
1063F
      DD7701
                0060.
                            LE
                                    (IX+1), A
                                                   FPUT IN LOW NIBBLE
10642
                0061
      78
                            LD
                                    A/B / GET FULL BYTE
40643 CB3F
                0062
                            SRL
10645 CB3F
                0063
                            SRL
                                A
A
(14
10647
                0064
      CB3F
                            SRL.
10649 CB3F
                0065
                            SRL
                                       HIGH NIBBLE TO LOW
1064B DD7700
                0066
                                    (IX+O), A ; PUT HIGH NIBBLE IN DISMEM
                            LD
<064E
      C9
                0067
                            RET
                0068 ; DELAY 20 MILLISECONDS AND RETURN
1064F
      21FF08
                0069 D20MS: LD
                                    HLJ OSFFH
10652
      2D
                0070 D20MS1: DEC
                                    L.
10653
      20FD
                0071
                            JR
                                    MZ, D20MS1-$
40655 25
                0072
                            DEC
                                    Н
10656 20FA
                0073
                            JR
                                    NZ, D20MS1-$
10658 C9
                0074
                            RET
                0075 FORMATS FIRST FOUR DIGITS IN DISMEM INTO AN ADDRESS IN
                0076 ; HL, USED BY MEMORY AND PORT UPDATE COMMANDS.
10659
      DU21FFFF
                0077 UFOR2: LD
                                 IX, DISMEM ; POINTER TO FIRST DIGIT
1065D DD7E00
                0078
                            LD
                                   A, (IX) GET FIRST DIGIT
10660
      CB27
                0079
                            SLA
10662
      CB27
                0080
                            SLA
                                    Α
10664
      CB27
                0081
                            SLA
                                    Α
10666
      CBZ7
                0082
                            SLA
                                        MOVE TO HIGH NIBBLE IN A
10668 DDB601
                                    (IX+1) ; BRING IN LOW NIBBLE
                0083
                            OR
1066B 67
                0084
                            L.D
                                    H, A ; SAVE
10660
     DD7E02
                0085
                            LD
                                    A, (IX+2) ; SECOND BYTE HIGH NIBBLE
1066F CB27
                0086
                            SLA
                                    Α
10671
      CB27
                0087
                            SLA
                                   ·A
10673 CB27
                0088
                            SLA
                                    Α
10675 CB27
                0089
                            SLA
                                    Α
10677
      DDB603
                0090
                            OR
                                    (IX+3) ; BRING IN LOW NIBBLE
1067A
      6F
                0091
                            LD
                                    LA COMPLETE POINTER
1067B C9
                0092
                            RET
                0093 ; GETS TABLE ADDRESS INTO IX AND BFLG INTO B
      DD21FFFF 0094 UFOR3: LD
1067C
                                    IX, BPTAB ; POINT IX TO START OF TABL A, (BFLG) ; NO. OF BP ACTIVE
10680
      SAFFFF
                0095
                            LD
10683 B7
                0096
                            OR
                                    A ; SET STATUS
10684
      47
                0097
                            LE
                                    B, A
                            RET
10685 C9
                0028
                                           USER TESTS STATUS
                0099 ; FLAG INITALAZATION ROUTINE
10686
                0100 UFGCR: LD HL, DISMEM
      215B061
10689
      22FFFF
                0101
                            LD
                                    (KEYPTR), HL ; POINT INTO DISMEM
10680
      3E00
                0102
                           L.D
                                    A, COH
1068E
      32FFFF
                0103
                           L.D
                                    (DIG2),A
                                                  ; ZERO FLAGS
10691
      32FFFF
                0104
                            LD
                                    (DIG4), A
10694
      32FFFF
              0105
                           LD
                                    (SSFLG), A
10697
      32FFFF
             0106
                          LD
                                  (PRFLG), A
                                  (PFLG), A
             0107
0108
1069A
      32FFFF
                            LD
1069D
      32FFFF
                           LD
                                   (MFLG), A
106A0
      32FFFF
                0109
                            LD
                                   (RFLG), A
106A3 32FFFF
                0110
                            LD
                                    (ARFLG), A
106A6 C9
                0111
                            RET
                0112 ; PUTS BLANKS INTO DISPLAY MEMORY - DISMEM
106A7
      0608
                0113 UFOR4: LD
                                    B, 8
106A9
                0114
      2187061
                            LD
                                    HL, DISMEM
106AC
      3E10
                0115
                            LD
                                    A, 10H ; BLANK CODE
106AE
                0116 UFUR4A: LD
      77
                                    (HL), A
106AF
      23
                            INC
                0117
                                    HL
```

```
(C) 1978 MICRO DESIGN CONCEPTS
                                         MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0003
UTIL
       OBJECT
                ST # SOURCE STATEMENT
                                               DATASET = DKO: UTIL . SRC
ADDR
       10FC
                               DUMZ
106B0
                 0118
                                       UFOR4A-$
                                                        ; LOOP TILL DONE
       C9
                 0119
                               RET
10682
                 0120 ; CONVERTS ONE ASCII DIGIT IN ACC TO BINARY
106B3
       D630
                 0121 UABIN:
                               SUB
                                       030H
106B5
      FEOA
                 0122
                               CP
                                       10
                                                                   A :10
                 0123
106B7
                               RET
      F8
                                       М
106B8
      D607
                 0124
                               SUB
                                       7
       C9
                 0125
                               RET
106BA
                 0126 ; CONVERTS ONE DIGIT OF BINARY IN ACC TO ASCII
                                       OFH
                                               ; MASK OUT HIGH DIGIT
106BB
       E60F
                 0127 UBASC: AND
                                       A, 90H
106BD
                 0128
                               ADU
       C690
106BF
       27
                 0129
                               DAA
10600
      CE40
                 0130
                               ADC
                                       A, 40H
10602
      27
                 0131
                               DAA
10603 09
                 0132
                               RET
                 0133 ; PUNCHS TWO CHARACTERS IN ACCUMULATOR-HIGH NIBBLE FIRST
10604 U9
                 0134 UPACC:
                                               GUSE ALT REGS IS OTCHR
                               EXX
10605 F5
                                               JAVE ACC
                 0135
                               PUSH
                                       AF
10606
      OF
                 0136
                               RRCA
10607
       OF
                 0137
                               RRCA
10608
       OF
                 0138
                               RRCA
10609
       0F
                 0139
                                               GET UPPER DIGIT
                               RRCA
106CA
      CDF4061
                 0140
                               CALL
                                       OTCHR
106CD
      F1
                 0141
                               POP
                                       ΑF
106CE
      E60F
                 0142
                                       OFH
                                               ; MASK OUT HIGH NIBBLE
                               and
106B0
      CDF 4061
                 0143
                                       OTCHR
                              · CALL
106D3
       D9
                 0144
                               EXX
                                               ** RESTORE REGISTERS
10604
       09
                 0145
                               RET
                 0146 ; PUNCHS TWO CHARACTERS IN ACCUMULATOR AND ADDS CHECKSUM
10605
       F5
                 0147 UPACCS: PUSH
                                       AF
                                            ; SAVE ACC
106D6
       81
                 0148
                               ADD
                                       A, C
                                               ; SUM CHECKSUM
                                               ; SAVE IN C
                               LD
                                       C, A
10607
      4F
                 0149
106D8 F1
                 0150
                               POP
                                       AF
106D9
       18E9
                               JR
                                       UPACC-# ; PUNCH ACC
                 0151
                 0152 ; READS TWO CHARACTERS FROM TAPE AND CONVERTS TO BINARY
                 0153 ; DATA RETURNED IN ACC AND CHECKSUM KEPT IN C
106DB
                 0154 ULACC
                               PUSH
                                       BC
       C5
                                               ; SAVE C REG (CHECKSUM)
106DC
       CD58074
                 0155
                               CALL
                                       INCHR
                                               FREAD CHAR FIRST DIGIT
106DF
       CDB3064
                 0156
                               CALL
                                       UABIN
                                               CONVERT TO BINARY
106E2
      07
                 0157
                               RLCA
106E3
       07
                 0158
                               RLCA
106E4
       07
                 0159
                               RLCA
106E5
      07
                                               ; SHIFT TO HIGH NIBBLE
                 0160
                               RLCA
106E6
       4F
                 0161
                                       C. A
                                               ; SAVE FIRST DIGIT
                               LD
                                       INCHR
                                               #GET SECOND DIGIT
106E7
       CD58074
                 0162
                               CALL
      CDB3061
106EA
                                       UABIN
                 0163
                               CALL
                                               ; CONVERT
106ED
      B1
                 0164
                                       C
                                               ; MERGE NIBBLES
                               OR
106EE C1
                                       BC
                                               ; RESTORE CHECKSUMS
                 0165
                               POP
106EF F5
                 0166
                               PUSH:
                                       AF
                                               ; SAVE ACC
                                                           SAVE DATE
106F0 81
                 0167
                               ADD
                                       A,C <
                                               ADD TWO DIGITS TO CKSUM
106F1
      4F
                                               ; SAVE IN C
                 0168
                               LD
                                       CA
106F2
       F1
                               POP
                                       AF
                                               FRESTORE ACC
                 0169
106F3
      C9
                 0170
                               RET
                 0171 ; ROUTINE USES CTC CHANNEL 1 AS BASIC TIME BASE (4800HZ
                                    ENTRY IS WITH ONE BINARY CHARACTER IN THE
                 0172 ; OR 2400HZ).
                 0173 ; LOW MIBBLE OF A.
                                          THIS ROUTINE WILL CONVERT TO ASCII AND
                 0174 ; THE SHIFT THE CHARACTER OUT WITH ONE START AND TWO STOP
                               OUTPUTS ARE PULSES (ZC/TO) FROM CTC1 AT TWICE THE
```

0175 ; BlTS.

```
(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0004
 UTIL
  ADDR OBJECT
                  ST # SOURCE STATEMENT
                                               DATASET = DKO: UTIL . SRC
                   0176 ; KANSAS CITY STANDARD RATES (1=4800HZ, 0=2400HZ).
 106F4
        CDBB061
                   0177 OTCHR:
                                CALL
                                        UBASC
                                               CONVERT TO ASCII
 106F7
       FB
                   0178 OTCHR1: EI
°0706F8
        57
                   0179
                                LD
                                        D, A
                                                ; A TO D
01/06F9
        3E10
                   0180
                                LD
                                        A, 10H
                                                ; INIT A FOR CTC INTR
03/06FB
        2E0A
                   0181
                                LD
                                        L, OAH
                                                ; BIT COUNT OF WORD
05 106FD
        CB12
                  0182
                                RL
                                                ; CARRY TO DO
.07. O&FF
        FE01
                  0183 0TCHR2: CP
                                        01D
                                                ; A=1? WAIT UNTIL
09:0701
       20FC
                  0184
                                JR
                                        NZ, OTCHR2-$ ; CTC ON NEXT TO LAST CNT
OB 0703 47
                  0185
                                LD
                                        B, A
                                               ; SAVE A
cc 0704
        3E00
                  0186
                                LD
                                        A, O
0E10706
        32FFFF
                  0187
                                LD
                                        (FLG24), A
                                                  CLEAR FLG24-START BIT
1610709 78
                  0188
                                LD
                                        A.B
#11070A 76
                  0189 OTCHR3: HALT
                  0190 ; ******
 4070B
        37
                  0191
                                SCF
                                                SET CARRY
 40700
        CB1A
                  0192
                               RR
                                                SHIFT DONE RIGHT
 1070E
        2D
                  0193
                               DEC
 1070F
        2007
                  0194
                                JR
                                        NZ, OTCHR4-$
 10711
        3E01
                  0195
                               · L.D
                                        A, 1
 10713
        3207074
                                        (FLG24),A
                  0196
                                LD
                                                       WORD OUT-MARK LINE
 10716 F3
                  0197
                                DI
                                               SEXIT WITH INTERRUPTS DISABLED
 10717
        C9
                  0198
                                RET
 10718 FE01
                  0199 OTCHR4: ACP
                                                ; NEXT TO LAST COUNT
        20FC
 1071A
                  0200
                                JR
                                        NZ, OTCHR4-$
                                                        ; NO WAIT
 10710
        CB42
                  0201
                                BIT
                                        O, D ; TEST NEXT BIT
 4071E
        2009
                  0202
                                JR
                                        NZ, OTCHR5-$
                                                    ; NEXT BIT IS A ONE
 10720
                  0203
        47
                                LD
                                        B, A
 10721
        3E00
                  0204
                                LD
                                        \Delta_{i} O
                                               NEXT BIT IS A ZERO
 40723
        3214074
                  0205
                                LD
                                        (FLG24), A ; CLEAR FLG24
 10726
        78
                  0206
                                LD
                                        A. B
 10727
                  0207
        18E1
                                JR
                                        OTCHR3-$
                  0208 OTCHR5: LD
 10729
        47
                                        B, A
 1072A
        3E01
                  0209
                                LD
                                        A, 1
        3224071
 40720
                  0210
                                LD
                                        (FLG24), A
                                                       ;SET FLG24
 1072F
        78
                  0211
                                LD
                                        A, B
                                                        FRESTORE A
                                        OTCHR3-$
 10730
        1808
                  0212
                                JR
                                                        ; WAIT FOR END OF CHAR
                  0213 ; CTC1 INTERRUPT SERVICE ROUTINE DURING PUNCH
 10732
        ЗD
                   0214 OTCHR6: DEC
                                        A JA IS CYCLE COUNTER
 10733
        2020
                  0215
                                JR
                                        NZ,OTCHR8-$
                                                       ; NOT LDAT COUNT, RETURN
  10735
        DD212D071 0216
                                LD
                                        IX, FLG24
        DDCB0046
  10739
                  0217
                                BIT
                                        O_{x}(IX+O)
                                                        JIEST FLG24
 1073D
        2000
                                JR
                  0218
                                        NZ, OTCHR7-#
  1073F
        3E85
                  0219
                                LD
                                        A,85H ;FLG24 IS CLR=ZERO
  10741
        0385
                  0220
                                OUT
                                        (CTC1), A
                                                        FINEW CONTROL WORD
 10743
        3E34
                   0221
                                LD
                                        A,52D ; INTERRUPTS LIVE
  10745
        D385
                  0222
                                OUT
                                        (CTC1), A
                                                        FITTIME CONST FOR 1200HZ
  10747
        3E08
                  0223
                                LD
                                        A. 8
                                            COUNT 8 CYCLES
 10749
        180A
                  0224
                                JEC
                                        OTCHR8-$
                                                        ; RETURN
 1074B
        3E85
                  0225 OTCHRY: LD
                                        A, 85H
 1074D
                                        (CTC1), A
        D385
                  0226
                                OUT
                                                      ; NEW CONTROL WORD
 1074F
        3E1A
                  0227
                                LD
                                        A, 26D
 10751
        D385
                  0228
                                OUT
                                        (CTC1), A
                                                       FIME CONST FOR 2400HZ
 10753
        3E10
                  0229
                                LD
                                        A, 16D ; SETUP FOR 16 COUNTS
  10755
                  0230 OTCHR8: EI
        FB
  10756
       ED4D
                  0231
                                RETI
                  0232 ; INPUT BIT RATE HAS BEEN AVERAGED AND IS IN (BITRT)
                   0233 ; ON EXIT CHARACTER IS IN A
```

```
ADDR OBJECT
                 ST # SOURCE STATEMENT
                                                DATASET = DKO: UTIL . SRC
                  0234 ; REGISTERS USED ARE A, B, H
                  0235 ; INTERRUPTS ARE ENABLED AND CTC1 INTERRUPTS AT THE BIT RAT
         H 01
                                        HL, CTC3L
10758
                               LD
       21FFFF
                  0236 INCHR:
                                        A, H
1075B
       7C
                  0237
                               LD
10750
       ED47
                  0238
                               LD
                                        I,A
                                                ;SETUP I REGISTER
1075E
                  0239
                               LD
                                        A.L
       7D
1075F
                                                        GCTC INTERRUPT VECTOR
       0384
                  0240
                               OUT
                                        (CTCO), A
30761
       0608
                  0241 INCHR1: LD
                                        B,8D ; BIT COUNT FOR A WORD
10763
       FB
                  0242
                               ΕI
10764
       3E00
                  0243
                               LD
                                        A, 0
10766
                               LD
                                        H<sub>2</sub>O
       2600
                  0244
                                                ; CLEAR WORDS
                  0245 INCHIA: IN
                                        A, (KBSEL)
10768
       DB90
                                                        GET INPUT DATA
1076A
                                        7, A
       CB7F
                  0246
                               BIT
10760
       20FA
                  0247
                               JR
                                        NZ, INCHIA-$
                                                        ; LOOP BACK FOR START BIT
                               LD /
1076E
      3EA5
                  0248
                                        A, SA5H ; INTR-256 PRESCALER
10770
                  0249
                               OUT
                                        (CTC3), A
                                                         CTC3 CONTROL WORD
       D387
       3EOD
                               LD /
10772
                  0250
                                        A, ODH ; DIVIDE BY 2 FOR MID OF BIT
10774
       D387
                  0251
                                OUT
                                        (CTC3), A
                                                        CTC3 TIME CONSTANT
10776
       3EA5
                  0252
                               LD
                                        Ay BASH
                                        (CTC3), A
10778
       D387
                  0253
                                OUT
1077A
       3E1A
                  0254
                               LD
                                        A, #1AH
                                                        ; NEXT ONE FULL BIT WIDTH
1077C
       D387
                  0255
                                OUT:
                                        (CTC3), A
1077E
       76
                  0256
                                HALT
                  0257 ; ***********
1077F
       CB7F
                  0258
                                        7, A
                                BIT
                                        NZ, INCHR3-$
10781
                  0259
                                                         START BIT GONE-FALSE ST
      2014
                                JR
10783
       76
                  0260 INCHR2: HALT
                                               ; WAIT FOR FIRST BIT
                  0261 ; **********
10784
                                        80H
                                                # MASK OUT OTHER INPUTS
       E680
                  0262
                                AND
10786
       B4
                  0263
                                OR.
                                        Н
10787
       67
                  0264
                                LD
                                        H, A
                                               SAVE
107.88
       1018
                  0265
                                DUNZ INCHR5-$
7078A
       CB7F
                  0266
                                BIT
                                        7, A
10780
       2809
                  0267
                                JR
                                        Z, INCHR3-$
                                                        ; FRAMING ERROR, RESTART
1078E
                                \mathbf{D}\mathbf{I}
       F3
                  0268
4078F
       3E03
                  0269
                                LD
                                        AJ OBH
10791
                  0270
                                OUT
                                        (CTC3), A
                                                         FRESET CTC RTN WITH DATA
       D387
10793
                                LD
       7C
                  0271
                                        A, H
10794
       E67F
                  0272 101 001 AND
                                        7FH
                                                ; MASK OUT START BIT
10796
      C9
                  0273
                                RET
10797
       3E03
                  0274 INCHR3: LD
                                        AJ 03H
10799
                  0275
                                        (CTC3), A
                                                         FRESET CTC3, FRAMING ERROR
       D387
                                OUT
1079B
                                                        3 GO LOOK FOR ANOTHER CHAR
       1804
                  0276
                                JR
                                        INCHR1-$
                  0277 ; CTC INTERRUPT SERVICE ROUTINE DURING LOAD
4079D
       DB90
                  0278 INCHR4: IN
                                        A, (KBSEL)
                                                        GET DATA
1079F
       FB
                  0279
                                ΕI
407A0
       ED4D
                  0280
                                RETI
207A2
       CBOC
                  0281 INCHR5: RRC
                                        Н
107A4
       18DD
                  0282
                                                         ; WAIT FOR NEXT BIT
                                JR
                                        INCHR2-$
                  0283 ; *********EQUATES AND TABLES********
                  0284 ; CTC READ ACCESSES DOWN COUNTER, WRITE SETS UP COUNTER
>0084
                  0285 CTC0: EQU
                                        84H
                                                RESERVED FOR USER
 >0085
                  0286 CTC1:
                                        85H
                                                ; AUDIO CASSETTE-PUNCH
                                EQU
>0086
                  0287 CTC2:
                                EQU
                                        86H
                                                ;SINGLE STEP AND PROM PROGRAMMER
                                                ; AUDIO CASSETTE-LOAD
>0087
                  0288 CTC3:
                                EQU
                                        87H
>0090
                  0289 KBSEL:
                                EQU
                                        90H
                                                CASSETTE DATA
                  0290 ; ***SEVEN SEGMENT DISPLAY PATTERNS
10746
       40
                  0291 SEGPT:
                                DEFB
                                        40H
                                               ; O
```

(C) 1978 MICRO DESIGN CONCEPTS MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0005

UTIL

UTIL ADDR	(C) 1978 OBJECT			CONCEPTS			ASSEMBLER V2. 0 = DKO: UTIL . S		000	)6
107A7	79	0292		DEFB	79H	. •				
107A8	24	0293		DEFB	24H	; <b>1</b> ; 2	١ * ,			
407A9	30	0294		DEFB	30H	; 3	[] = 23			
107AA	19	0295		DEFB	19H	; 4				
. 107AB	12	0296		DEFB	12H	;5	- = ZF			
107AC	02	0297		DEFB	02H	;6	1 - 2			
107AD -	78	0298		DEFB	78H	; 7			,	r
107AE	00	0299		DEFB	ООН	;8				
O7AF	18	0300		DEFB	18H	; 9				
407B0	08	0301		DEFB	08H	iΑ				
107B1	03	0302		DEFB	озн дь		CASE			
10782	46	0303		DEFB	46H	; C				
10783	21	0304		DEFB	21H	D LOWER	CASE			
107B4	06	0305		DEFB	06H	įΕ			1	
107B5	0E	0306		DEFB	OEH	; F			·	
107B6	7F	0307		DEFB	7FH	; BLANK				
107B7	3F	0308		DEFB	3FH	; PROMPT				
107BB	7D	0309		DEFB	7DH	; PRIME N	1ARK			
			; ***KEY	YALUE L	LOOKUP TA	BLE				
10789	FF		KYTBL:	DEFB	OFFH	;O B=01,				
107BA	EF	0312		DEFB	OEFH	; 1 B=02;	A=OF			
107BB	F7	0313		DEFB	OF7H	;2 B=02,				
107BC	FB	0314		DEFB	OFBH	;3 B=02,				
107BD	DF	0315		DEFB	ØDFH	; 4 B=04,	A=OF			
107BE	E7	0316		DEFB	OE7H	;5 B≒04,				
107BF	EB	0317		DEFB	OEBH	;6 B=04,				
10700	CF	0318		DEF'B	OCFH	;7 B=08,				
107C1	D7	0319		DEFB	OD7H	;8 B=08,				
10702	DB	0320		DEFB	ODBH	;9 B=08,	A=1B			
10703	DD	0321		DEFB	ODDH	;A B=08,				
10704	ED	0322		DEFB	OEDH	;B B=04,				
10705	FD	0323		DEFB	OFDH	;C B=02,				
10706	OD	0324		DEFB	OODH	; D B=01,		匚		
10707	OB	0325		DEFB	OOBH	;E B=01,				
10708	07	0326		DEFB	07H	;F B=01,				
10709	0E	0327		DEFB	OEH	;EXEC B=				
107CA	FE	0328		DEFB	OFEH	; SS B=02				
107CB	EE	0329		DEFB	OEEH	; MON	B=04, A=1E			
10700	DE	0330		DEFB	ODEH	; NEXT B=				
107CD 107CE	CD	0331		DEFB	OCDH		SP B=10, A=1D			
	CB C7	0332		DEFB	OCBH		SP B=10, A=1B			
107CF 107D0	C7 BF	0333		DEFB	OC7H		(AM B=10, A=17			
107D1	· BD	0334		DEFB	OBFH		M B=10, A=0F			
10702	BB	0335 0336		DEFB	OBDH	; BP B=20				
107D3	B7	0336		DEFB	OBBH		3=20, A=1B			
10704	AF	0338		DEFB	OB7H OAFH		:20H, A=17			
0754	HF		. ***DEC	DEFB		PROG B≃ ALUE TO B	OSITION OF REG	TOTED	CAL	OTV
10705	19		REGIB:	DEFB	25D		U NO DISPLAY	TOIEK	CIN	DIV
10706	02	0341	MECHE.	DEFB	02D	KEY 1=F				
10707	02	0341		DEFB	2D	; KEY 2=9				
107D8	0C	0343		DEFB	12D		FF DISPLAY UIF			
10709	16	0344		DEFB	22D	; KEY 4=1				
107DA	18	0345		DEFB	24D	; KEY 5=1				
407DB	OB	0346		DEFB	11D	; KEY 6=1				
107DC	09	0347		DEFB	9D	; KEY 7=1				
40 <b>7</b> DD	0A	0348		DEFB	10D	; KEY 8=L				
107DE	19	0349		DEFB	25D		W NO DISP			
		~ ~ ~ ~ ~ ~		An'thou! Bu!	ation 'an' die."	ΣI√EET Seel	o no bion			

UTIL	(C) 1978					EK FLP-	-80 AS	SEN	IBLER V2.	O PAGE	0007
ADDR	OBJECT	ST #	SOURCE	STATEM	ENT	DATAS	SET =	DKC	O:UTIL .	SRC	
107DF	03	0350		DEFB	3D	; KEY	A=A				
107E0	05	0351		DEFB	5D	; KEY	B=B				
107E1	06	0352		DEFB	6D	; KEY	C=C				
107E2	07	0353		DEFB	7D	; KEY	D=D				
107E3	08	0354		DEFB	8D	; KEY	E=E				
107E4	04	0355		DEFB	40	; KEY	F=F				
		0356	; ***AL]	ERNATE	REGISTER	SET					
107E5	19	0357	REGTBP:	DEFB	25D	; KEY	O NU	NO	DISPLAY		
107E6	19	0358		DEFB	25D	3 KEY	1 MU	MO	DISPLAY		
107E7	19	0359		DEFB	25D	; KEY	2 NU	NO	DISPLAY		
107E8	19	0360		DEFB	25D	; KEY	3 NU	NO	DISPLAY		
107E9	19	0361		DEFB	250	; KEY	4 NU	MO	DISPLAY		
107EA	19	0362		DEFB	25D	; KEY	5 MU	NO	DISPLAY		
107EB	19	0363	•	DEFB	250	; KEY	6 NU	NO	DISPLAY		
107EC	13	0364		DEFB	19D	; KEY	7=H^				
107ED	14	0365		DEFB	20D	; KEY	8=L/				
107EE	19	0366		DEFB	25D	; KEY	9=NU	NO	DISPLAY		
107EF	OD,	.0367		DEFB	13D	⇒ KEY	A=A1				
107F0	OF	0368		DEFB	15D	; KEY	B=B1				
107F1	10	0369		DEFB	16D	; KEY	C=C1				
107F2	11	0370		DEFB	17D	; KEY	D=D/				
107F3	12	0371		DEFB	18D	; KEY	E=E'				
107F4	0E	0372		DEFB	14D	; KEY	F=F				
		0373		END							

ERRORS=0000

	0002 NAME UTILR 0003;UTILTIY RAM AND CONSTANTS
	0003;011E111 RAM AND CONSTANTS 0004;VERSION 1. 2 5/13/78
>07F8	0005 ORG 07F8H
30710	0006 PSECT ABS
	0007 GLOBAL CTC3L
	0008 GLOBAL CTC1P
	0009 GLOBAL OTCHR6
	0010 GLOBAL INCHR4
	0011 ; CTC INTERRUPT VECTOR TABLE
- 07F8 D623	0012 CTCO: DEFW CTCOV ; MAP TO RAM
O7FA FFFF	0013 CTC1P: DEFW OTCHR6 ; PUNCH VECTOR FA
>07FC	0014 CTC2: DEFS 2 ; NOT USED FOR INTR
O7FE FFFF	0015 CTC3L: DEFW INCHR4 ; LOAD VECTOR FE
>2300	0016 ORG 23ĆОН
	0017 GLOBAL DIG2
	0018 GLOBAL DIG4
	0019 GLOBAL DIG8
	0020 GLOBAL BPTAB
	0021 GLOBAL SSFLG
	0022 GLOBAL UIF `
	0023 GLOBAL DISMEM
	0024 GLOBAL DSMEM1
	0025 GLOBAL DSMEM2
	0026 GLUBAL DSMEM3
	0027 GLOBAL DSMEM4
	0028 GLOBAL DSMEM5
	0029 GLOBAL DSMEM6
	0030 GLOBAL DSMEM7
	0031 GLOBAL STKPT
	0032 GLOBAL STKPT1 0033 GLOBAL RST16
	0034 GLOBAL RST24 0035 GLUBAL RST32
	0036 GLOBAL RST40
	0037 GLOBAL RST48
	0038 GLOBAL RST56
	0039 GLUBAL KEYPTR
	0040 GLOBAL FLG24
	0041 GLOBAL RFLG
	0042 GLOBAL ARFLG
	0043 GLOBAL BFLG
	0044 GLOBAL PFLG
	0045 GLOBAL MFLG
	0046 GLOBAL PRFLG
	00 <b>47</b> GLOBAL PUNHSH
	0048 GLOBAL PUNHSL
	0049 GLOBAL PUNHEH
	0050 GLOBAL PUNHEL
20004	0051 ;***RAM VARIABLES
>2300	0052 PUNHSH: DEFS 1 ; DUMP STARTING ADDR-HIGH BYTE
>2301	0053 PUNHSL: DEFS 1 ; DUMP STARTING ADDR-LOW BYTE
>23C2 >23C3	0054 PUNHEH: DEFS 1 ; DUMP ENDING ADDR-LOW BYTE 0055 PUNHEL: DEFS 1 ; DUMP ENDING ADDR-LOW BYTE
>2303 >2304	The second of th
>2304 >2307	0056 RST16: DEFS 3 ;USER INSERTS JUMPS TO 0057 RST24: DEFS 3 ;HANDLE RESTART 16-56
>23CA	0057 RST24: DEFS 3 7HANDLE RESTART 16-36
>23CD	0059 RST40: DEFS 3
-	na nay manini in diwanini in pangana naga naga naga naga naga naga

UTILR	(C) 1978	MICRO	DESIGN	CONCEP.	TS 1	MOSTEK FLP-80 ASSEMBLER V2. 0 PAGE 0002
ADDR	OBJECT	ST #	SOURCE	STATEM	ENT	DATASET = DKO:UTILR .SRC
>23D0			RST48:	DEFS	3	
>23D3		9061	RST56:	DEFS	3	
						JUMP FOR CTCO INTERRUPT
>23D6			CTCOV:	DEFS	3	CTCO INTR WILL BE VECTORED HERE
						JUMP FOR CTC3 INTERRUPT
>2309			FLG24:		1	; FLAG FOR MARK (1) OUT (PUNCH)
>23DA			PRFLG:		1	;PROM PROGRAMMER FLAG
>23DB			KEYPTR		2	
>23DD		0068	UIF	DEFS	1	;USERS IFF2
>23DE			PFLG		1	; PORT EXAMINE FLAG
>23DF			RFLG	DEFS	1	;REGISTER EXAMINE FLAG
>23E0			ARFLG	DEFS	1	REGISTER EXAMINE FLAG (ALT)
>23E1			MFLG:	DEFS	1	; MEMORY EXAMINE FLAG
>23E2			STKPT:	DEFS	1	;USERS STACK POINTER-HIGH BYTE
>23E3			STKPT1		1	;USERS STACK POINTER-LOW BYTE
						LE ORGANIZED AS TWO BYTES OF ADDR (H,L)
						MT IS INSTALLED FOLLOWED BY THE ONE BYTE
						REPLACED BY THE RST 8 INSTRUCTION
>23E4			BPTAB:	DEFS	15	
>23F3		0079	SSFLG	DEFS	1	;SINGLE STEP MODE FLAG
>23F4			BFLG	DEFS	1	; NO OF BREAKPOINTS INSTALLED
>23F5			DIG2	DEFS	1	; 2 DIGITS ENTERED FLAG
>23F6			DIG4	DEFS	1	; 4 DIGITS ENTERED FLAG
>23F7		0083	DISMEM	DEFS	1	; DISPLAY MEMORY BUFFER
>23F8		0084	DSMEM1	DEFS	1	
>23F9		0085	DSMEM2	DEFS	1	
>23FA			DSMEM3		1	
>23FB		0087	DSMEM4	DEFS	1	
>23FC			DSMEM5		1	
>23FD			DSMEM6		1	
>23FE			DSMEM7		1	
		0091		END		

ERRORS=0000

### APPENDIX III

Soldering

and

Assembly Techniques

#### SOLDERING TECHNIQUE

#### THE NEED

The assembly of electronic components is essentially the exercise of the art of soldering. If the many connections are soldered properly, the resulting assembly will normally operate properly right from the first application of power. A hasty job here can mean endless hours trying to locate short circuits or intermittent connections.

#### THE SOLDER

Use a #20 gauge resin or rosin core solder with a ratio of 63% tin and 37% lead. A 60/40 ratio is acceptable. "Kester" and "Ersin" are two dependable brands of solder. Acid core solders or acid flux must not be used as they will corrode electronic joints and will damage printed circuit boards.

#### THE SOLDERING IRON

Use a small, 30 watt maximum iron with a small, chisel shaped tip. Too much heat will damage both components and boards. Soldering guns are too hot and should not be used. Heat the iron, wipe its tip quickly on the damp sponge, and apply a tiny amount of solder to the tip - just enough to make it silver in color but not so much that it will drip off. This cleaning procedure should be repeated whenever the solder of the tip of the soldering iron begins to thicken or take of a brownish color.

#### REMOVAL OF MULTI-PIN SOLDERED-IN PARTS

#### CAUTION

If for any reason, it becomes necessary to remove a soldered-in part having more than just two leads, do not try to remove the part intact. It can be done but only with great risk of damaging the printed circuit board in the process.

Hold the printed circuit board in well padded jaws of a bench vice to avoid damage.

#### REMOVAL OF SOLDERED-IN IC SOCKETS

Crush the plastic body with a pair of pliers to pull the pins from the body. Gently remove the pins from the top of the board with needle nosed pliers while touching the joint on the other side of the board with the tip of the iron. Do not use force. The pin will come out quite easily once the solder melts.

Clear the holes of any excess solder by rapidly inserting any removing a piece of wire while very briefly holding the soldering iron to the hole at the back of the board.


#### REMOVAL OF SOLDER-IN INTEGRATED CIRCUIT CHIPS

Cut each pin with a pair of diagonal cutters at a point between the chip and the printed circuit board which is as close to the chip as possible so that there is enough of the pin showing above the board to be grasped by needle nosed pliers while removing as described above.

#### THE PROCEDURE

The entire soldering operation should take little more than two seconds per joint. The sequence is as follows:

Touch the tip of the soldering iron to the joint, as shown below, so that both the conductors to be joined are simultaneously heated sufficiently to melt the solder.




Touch the end of the solder roll to the joint, as shown above, just long enough to let no more than a 1/8" length melt into the joint. Too much solder will short circuit the bottom of the board or flow through the holes and short circuit the top of the board. The melted solder will appear wet and shiny. It will quickly flow completely around the wire and over the surface to which the wire is attached.

Remove the soldering iron as soon as both surfaces have been completely wetted. Remember, the total time from application to removal of the soldering iron should be only two or three seconds. Removal of the soldering iron too soon will result in an incomplete bond between the metals, but leaving the soldering iron at the joint too long will cause heat damage to both components and board.

#### ORIENTATION OF INTEGRATED CIRCUIT CHIPS

Extreme care must be taken to insure that each integrated circuit chip is so oriented, prior to insertion in its socket, that pin #1 is at the location so designated on the printed circuit board or in the individual assembly instructions for the kit.


Pin #1 is, unfortunately, designated in a variety of ways depending upon the integrated circuit manufacturer. Several methods are indicated in the chart below. With the leads of the chip pointing away from the viewer, Pin #1 is in the position indicated with respect to the various end notches or tiny circular markings or depressions in one corner.



#### INSERTION OF INTEGRATED CIRCUIT CHIPS

Be sure all leads are straight and parallel. If not, gently straighten and align the bent pins with needle nosed pliers.

Integrated circuit chips usually come from the manufacturer with their rows of leads spread wider than the distance between rows of holes in the socket into which they are to be inserted. To slightly close the rows of pins in a uniform manner so they are aligned with the socket holes, place the chip on its side on a flat surface so that one row of pins is flat against the surface as shown on the following page.



HOLDING THE SIDE OF THE CHIP FIRMLY AGAINST THE FLAT SURFACE WITH BOTH HANDS, ROTATE IT A SHORT DISTANCE TOWARD ITS PINS UNTIL IT IS IN A FULL VERTICAL POSITION. THIS WILL PUT ITS BODY AT A RIGHT ANGLE TO THAT ROW OF PINS. PLACE THE OTHER ROW OF PINS ON THE FLAT SURFACE AND REPEAT THE PROCESS AS ABOVE.

PARTIALLY INSERT ALL ICS WITH THE PIN #1 ORIENTED AS SHOWN ON THE ASSEMBLY LAYOUT WHICH IS SILK SCREENED ON THE FRONT OF THE BOARD. THE LAYOUT SYMBOL FOR IC PIN #1 IS DESIGNATED BY A WHITE DOT ADJACENT TO THE UPPER LEFT HAND CORNER OF EACH RECTANGULAR IC CHIP LOCATION SYMBOL. RECHECK TO INSURE THAT EACH PIN IS IN ITS HOLE AND HAS NOT BEEN FOLDED UNDER THE CHIP OR BENT OUTSIDE THE SOCKET. COMPLETE INSERTION EVENLY AND FIRMLY.

#### **UNPLUGGING INTEGRATED CIRCUIT CHIPS**

UNPLUGGING AND INTEGRATED CIRCUIT CHIP MUST BE DONE EVENLY FROM BOTH ENDS SIMULTANEOUSLY SO THAT THE PINS WILL NOT BE BENT DURING REMOVAL. GENTLY PRYING WITH A SCREWDRIVER A LITTLE BIT AT A TIME FIRST AT ONE END, THEN AT THE OTHER IS RECOMMENDED. IF ACCESS IS POSSIBLE ONLY FROM ONE END, BE SURE THE SCREWDRIVER IS PUSHED AS FAR IN AS POSSIBLE SO AS TO GIVE A UNIFORM LIFTING ACTION OVER THE FULL LENGTH OF THE CHIP.

#### POWER ON

PLUG THE BOARD INTO YOUR COMPUTER AND CHECK IT OUT IN ACCORDANCE WITH THE USERS MANUAL PRECEDING THESE ASSEMBLY INSTRUCTION.